

High-Frequency VOLTAGE-TO-FREQUENCY CONVERTER

FEATURES

- HIGH-FREQUENCY OPERATION:
4MHz FS max
- EXCELLENT LINEARITY:
 $\pm 0.02\%$ typ at 2MHz
- PRECISION 5V REFERENCE
- DISABLE PIN
- LOW JITTER

APPLICATIONS

- INTEGRATING A/D CONVERSION
- PROCESS CONTROL
- VOLTAGE ISOLATION
- VOLTAGE-CONTROLLED OSCILLATOR
- FM TELEMETRY


DESCRIPTION

The VFC110 voltage-to-frequency converter is a third-generation VFC offering improved features and performance. These include higher frequency operation, an onboard precision 5V reference, and a Disable function.

The precision 5V reference can be used for offsetting the VFC transfer function, as well as exciting transducers or bridges. The Enable pin allows several VFCs' outputs to be paralleled, multiplexed, or simply to shut off the VFC. The open-collector frequency output is TTL-/CMOS-compatible. The output may be isolated by using an opto-coupler or transformer.

Internal input resistor, one-shot and integrator capacitors simplify applications circuits. These components are trimmed for a full-scale output frequency of 4MHz at 10V input. No additional components are required for many applications.

The VFC110 is packaged in a plastic 14-pin DIP. Industrial and military temperature range gradeouts are available.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated. All other trademarks are the property of their respective owners.

ABSOLUTE MAXIMUM RATINGS(1)

Power Supply Voltages (+V _S to -V _S)	40V
f _{OUT} Sink Current	50mA
Comparator In Voltage	-5V to +V _S
Enable Input	+V _S to -V _S
Integrator Common-Mode Voltage	-1.5V to +1.5V
Integrator Differential Input Voltage	+0.5V to -0.5V
Integrator Out (short-circuit)	Indefinite
V _{REF} Out (short-circuit)	Indefinite
Operating Temperature Range	
P Package	-40°C to +85°C
Storage Temperature	
P Package	-40°C to +125°C



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE
VFC110AP	14-Pin Plastic DIP	N	-25°C to +85°C

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS






At $T_A = +25^\circ\text{C}$ and $V_S = \pm 15\text{V}$, unless otherwise noted.

PARAMETER	CONDITIONS	VFC110AP			UNITS
		MIN	TYP	MAX	
VOLTAGE-TO-FREQUENCY OPERATION					
Nonlinearity ⁽¹⁾ : $f_{FS} = 100\text{kHz}$	$C_{OS} = 2.2\text{nF}$, $R_{IN} = 44\text{k}\Omega$		0.01	0.05	%FS
$f_{FS} = 1\text{MHz}$	$C_{OS} = 150\text{pF}$, $R_{IN} = 40\text{k}\Omega$			0.1	%FS
$f_{FS} = 2\text{MHz}$	$C_{OS} = 56\text{pF}$, $R_{IN} = 34\text{k}\Omega$		0.02		%FS
$f_{FS} = 4\text{MHz}$	$C_{OS} = (\text{Int})$, $R_{IN} = (\text{Int})$		1		%FS
Gain Error, $f = 1\text{MHz}$	$C_{OS} = 150\text{pF}$, $R_{IN} = 40\text{k}\Omega$			5	%
Gain Drift, $f = 1\text{MHz}$	Specified Temp Range			100	ppm/ $^\circ\text{C}$
Relative to V_{REF}	Specified Temp Range		100		ppm/ $^\circ\text{C}$
PSRR	$V_S = \pm 8\text{V}$ to $\pm 18\text{V}$			0.1	%/V
INPUT					
Full-Scale Input Current			250	500	μA
I_{B-} (Inverting Input)			20	100	nA
I_{B+} (Noninverting Input)			250		nA
V_{OS}				3	mV
V_{OS} Drift	Specified Temp Range		35		$\mu\text{V}/^\circ\text{C}$
INTEGRATOR AMPLIFIER OUTPUT					
Output Voltage Range	$R_L = 2\text{k}\Omega$	-0.2		$+V_S - 4$	V
Output Current Drive		5	20		mA
Capacitive Load	No Oscillations		10		nF
COMPARATOR INPUT					
I_B (Input Bias Current)			-5		μA
Trigger Voltage			± 50		mV
Input Voltage Range		-5		$+V_S$	V
OPEN COLLECTOR OUTPUT					
V_O Low				0.4	V
$I_{LEAKAGE}$			0.1	1	μA
Fall Time			25		ns
Delay to Rise			25		ns
Settling Time	To Specified Linearity for a Full-Scale Input Step		One Pulse of New Frequency Plus $1\mu\text{s}$		
REFERENCE VOLTAGE					
Voltage		4.97	5	5.03	V
Voltage Drift				50	ppm/ $^\circ\text{C}$
Load Regulation	$I_O = 0$ to 10mA		2	10	mV
PSRR	$V_S = \pm 8\text{V}$ to $\pm 18\text{V}$		5		mV/V
Current Limit	Short Circuit	15	20		mA
ENABLE INPUT					
V_{HIGH} (f_{OUT} Enabled)	Specified Temp Range	2			V
V_{LOW} (f_{OUT} Disabled)	Specified Temp Range			0.4	V
I_{HIGH}			0.1		μA
I_{LOW}			1		μA
POWER SUPPLY					
Voltage, $\pm V_S$		± 8	± 15	± 18	V
Current			13	16	mA
TEMPERATURE RANGE					
Specified					
AP		-25		+85	$^\circ\text{C}$
Storage					
AP		-40		+125	$^\circ\text{C}$


(1) Nonlinearity measured from 1V to 10V input.

TYPICAL CHARACTERISTICS

At $T_A = +25^\circ\text{C}$ and $V_S = \pm 15\text{V}$, unless otherwise noted.



Jitter is the ratio of the 1σ value of the distribution of the period ($1/f_{OUT, max}$) to the mean of the period.



This graph describes the low frequency stability of the VFC110: the ratio of the 1σ point of the distribution of 100 runs (where each mean frequency came from 1000 readings for each gate time) to the overall mean frequency.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$ and $V_S = \pm 15\text{V}$, unless otherwise noted.





Table 1. Component Selection Table

FULL-SCALE FREQUENCY, f_{FS}	EXTERNAL COMPONENTS		
	R_{IN}	C_{OS}	C_{INT}
4MHz	*	*	*
2MHz	34k Ω	56pF	*
1MHz	40k Ω	150pF	*
500kHz	58k Ω	330pF	2nF
100kHz	44k Ω	2.2nF	10nF
50kHz	88k Ω	2.2nF	0.1 μ F
10kHz	44k Ω	22nF	0.1 μ F

* Use internal component only.
 The values given were determined empirically to give the optimal performance, taking into consideration tradeoffs between linearity and jitter for each given full-scale frequency of operation. The capacitors listed were chosen from standard values of NPO ceramic type capacitors while the resistor values were rounded off. Larger C_{INT} values may improve linearity, but may also increase frequency noise.

PULL-UP RESISTOR

The VFC110 frequency output is an open-collector transistor. A pull-up resistor should be connected from f_{OUT} to the logic supply voltage, $+V_L$. The output transistor is On during the one-shot period, causing the output to be a logic Low. The current flowing in this resistor should be limited to 8mA to assure a 0.4V maximum logic Low. The value

chosen for the pull-up resistor may depend on the full-scale frequency and capacitance on the output line. Excessive capacitance on f_{OUT} will cause a slow, rounded rising edge at the end of an output pulse. This effect can be minimized by using a pull-up resistor which sets the output current to its maximum of 8mA. The logic power supply can be any positive voltage up to $+V_S$.

ENABLE PIN

If left unconnected, the Enable input will assume a logic High level, enabling operation. Alternatively, the Enable input may be connected directly to $+V_S$. Since an internal pull-up current is included, the Enable input may be driven by an open-collector logic signal.

A logic Low at the Enable input causes output pulses to cease. This is accomplished by interrupting the signal path through the one-shot circuitry. While disabled, all circuitry remains active and quiescent current is unchanged. Since no reset current pulses can occur while disabled, any positive input voltage will cause the integrator op amp to ramp negatively and saturate at its most negative output swing of approximately $-0.7V$.

When the Enable input receives a logic High (greater than $+2V$), a reset current cycle is initiated (causing f_{OUT} to go Low). The integrator ramps positively and normal operation is established. The time required for the output frequency to stabilize is equal to approximately one cycle of the final output frequency plus $1\mu s$.




Figure 2. 100kHz Full-Scale Operation

PRINCIPLE OF OPERATION

The VFC110 uses a charge-balance technique to achieve high accuracy. The heart of this technique is an analog integrator formed by the integrator op amp, feedback capacitor C_{INT} , and input resistor R_{IN} . The integrator's output voltage is proportional to the charge stored in C_{INT} . An input voltage develops an input current of V_{IN}/R_{IN} , which is forced to flow through C_{INT} . This current charges C_{INT} , causing the integrator output voltage to ramp negatively.


When the output of the integrator ramps to 0V, the comparator trips, triggering the one-shot. This connects the reference current, I_{REF} (approximately 1mA) to the integrator input during the one-shot period, T_{OS} . This switched current causes the integrator output to ramp positively until the one-shot period ends. Then the cycle starts again.

The oscillation is regulated by the balance of current (or charge) between the input current and the time-averaged reset current. The equation of current balance is:

$$I_{IN} = I_{REF} \times \text{Duty Cycle}$$

$$\frac{V_{IN}}{R_{IN}} = I_{REF} \times f_{OUT} \times T_O$$

where T_O is the one-shot period and f_{OUT} is the oscillation frequency.



Using the Enable input, several VFCs' outputs can be connected to a single output line. All disabled VFCs will have a high output impedance; one active VFC can then transmit on the output line. Since the disabled VFCs are not oscillating, they cannot interfere or *lock* with the operating VFC. Locking can occur when one VFC operates at nearly the same frequency as—or a multiple of—a nearby VFC. Coupling between the two may cause them to lock to the same or exact multiple frequency. It then takes a small incremental input voltage change to unlock them. Locking cannot occur when unneeded VFCs are disabled.

REFERENCE VOLTAGE

The V_{REF} output is useful for offsetting the transfer function and exciting sensors. Figure 3 shows V_{REF} used to offset the transfer function of the VFC110 to achieve a bipolar input voltage range. Sub-surface zener reference circuitry is used for low noise and excellent temperature drift. Output current is specified to 10mA and current-limited to approximately 20mA. Excessive or variable loads on V_{REF} can decrease frequency stability due to internal heating.




Figure 3. Offsetting the Frequency Output

MEASURING THE OUTPUT FREQUENCY

To complete an integrating A/D conversion, the output frequency of the VFC110 must be counted. Simple frequency counting is accomplished by counting output pulses for a reference time (usually derived from a crystal oscillator). This can be implemented with counter/timer peripheral chips available for many popular microprocessor families. Many microcontrollers have counter inputs that can be programmed for frequency measurement.

Since f_{OUT} is an open-collector device, the negative-going edge provides the fastest logic transition. Clocking the counter on the falling edge will provide the best results in noisy environments.

Frequency can also be measured by accurately timing the period of one or more cycles of the VFC output. Frequency must then be computed since it is inversely proportional to the measured period. This measurement technique can provide higher measurement resolution in short conversion times. It is the method used in most high-performance laboratory frequency counters. It is usually necessary to offset the transfer function so 0V input causes a finite frequency out. Otherwise the output period (and therefore the conversion time) approaches infinity.

FREQUENCY NOISE

Frequency noise (small random variation in the output frequency) limits the useful resolution of fast frequency measurement techniques. Long measurement time averages the effect of frequency noise and achieves the maximum useful resolution. The VFC110 is designed to minimize frequency noise and allows improved useful resolution with short measurement times. The typical

characteristic curve *Frequency Count Repeatability vs Counter Gate Time* shows the effect of noise as the counter gate time is varied. It shows the one standard deviation (1σ) count variation (as a percentage of FS counts) versus counter gate time.

FREQUENCY-TO-VOLTAGE CONVERSION

The VFC110 can also be connected as a frequency-to-voltage converter (Figure 4). Input frequency pulses are applied to the comparator input. A negative-going pulse crossing 0V initiates a reference current pulse which is averaged by the integrator op amp. The values of the one-shot capacitor and feedback resistor (same as R_{IN}) are determined with Table 1. The input frequency pulse must not remain negative for longer than the duration of the one-shot period. Figure 4 shows the required timing to assure this. If the negative-going input frequency pulses are longer in duration, the capacitive coupling circuit shown can be used. Level shift or capacitive coupling circuitry should not provide pulses which go lower than $-5V$ or damage to the comparator input may occur.

This frequency-to-voltage converter operates by averaging (filtering) the reference current pulses triggered on every falling edge at the frequency input. Voltage ripple with a frequency equal to the input will be present in the output voltage. The magnitude of this ripple voltage is inversely proportional to the integrator capacitor. The ripple can be made arbitrarily small with a large capacitor, but at the sacrifice of settling time. The R-C time constant of C_{INT} and R_{IN} determine the settling behavior. A better compromise between output ripple and settling time can be achieved by adding a low-pass filter following the voltage output.




Figure 4. Frequency-to-Voltage Conversion

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
VFC110AP	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-25 to 85	VFC110AP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
VFC110AP	N	PDIP	14	25	506	13.97	11230	4.32

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - $\triangle C$ Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - $\triangle D$ The 20 pin end lead shoulder width is a vendor option, either half or full width.

4040049/E 12/2002

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated