

Sample &

Buy



UC1856-SP

SLUSBV6-APRIL 2014

UC1856-SP Improved Current-Mode PWM Controller

Technical

Documents

1 Features

- Pin-for-Pin Compatible With the UC1846
- 65-ns Typical Delay From Shutdown to Outputs, and 50-ns Typical Delay From SYNC to Outputs
- Improved Current-Sense Amplifier With Reduced
 Noise Sensitivity
- Differential Current Sense with 3-V Common-Mode Range
- Trimmed-Oscillator Discharge Current for Accurate Deadband Control
- Accurate 1-V Shutdown Threshold
- High-Current Dual Totem-Pole Outputs (1.5-A peak)
- TTL Compatible Oscillator SYNC Pin Thresholds
- 4-kV ESD Protection

2 Applications

- DC-DC Converters
- Supports Various Topologies:
 - Push-Pull, Forward, Half-Bridge, Full Bridge
- Available in Military Temperature range (-55°C to 125°C)

3 Description

Tools &

Software

The UC1856 is a high-performance version of the popular UC1846 series of current-mode controllers, and is intended for both design upgrades and new applications where speed and accuracy are important. All input-to-output delays have been minimized, and the current sense output is slew-rate limited to reduce noise sensitivity. Fast 1.5-A peak output stages have been added to allow rapid switching of power FETs.

Support &

Community

....

A low-impedance TTL-compatible sync output has been implemented with a TRI-STATE function when used as a sync input.


Internal-chip grounding has been improved to minimize internal noise caused when driving large capacitive loads. This improvement, in conjunction with the improved differential current-sense amplifier, results in enhanced noise immunity.

Other features include a trimmed oscillator current (8%) for accurate frequency and dead-time control; a 1-V 5% shutdown threshold; and 4-kV minimum electrostatic discharge (ESD) protection on all pins.

Device	Inform	ation	(1)
--------	--------	-------	-----

DEVICE NAME	PACKAGE	BODY SIZE
UC1856-SP	CDIP (16)	20.57 mm x 7.37 mm
001000-3P	CFP (16)	10.16 mm x 7.1 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.



Block Diagram

TEXAS INSTRUMENTS

www.ti.com

Table of Contents

1	Fea	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	4
	6.1	Absolute Maximum Ratings	. 4
	6.2	Handling Ratings	. 4
	6.3	Recommended Operating Conditions	. 4
	6.4	Thermal Information	. 4
	6.5	Electrical Characteristics	. 5
7	Para	ameter Measurement Information	7
8	Deta	ailed Description	8
	8.1	Overview	8


	8.2	Functional Block Diagram	. 8
	8.3	Feature Description	. 8
	8.4	Device Functional Modes	12
9	App	lications and Implementation	13
	9.1	Application Information	13
	9.2	Typical Applications	13
10	Pow	ver Supply Recommendations	17
11	Laye	out	17
	11.1	Layout Guidelines	17
12	Dev	ice and Documentation Support	19
	12.1	Trademarks	19
	12.2	Electrostatic Discharge Caution	19
	12.3	Glossary	19
13	Mec Infor	hanical, Packaging, and Orderable	19

4 Revision History

DATE	REVISION	NOTES
April 2014	*	Initial release



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION		
NAME	NO.	I/O	DESCRIPTION		
CL SS	1	I	Current limit/Soft start		
VREF	2	0	5.1V internally generated reference		
CS-	3	I	Inverting input of current sense operational amplifier		
CS+	4	I	Non-Inverting input of current sense operational amplifier		
EA+	5	I	Non-Inverting input of error amplifier		
EA-	6	I	Inverting input of error amplifier		
COMP	7	0	Output of error amplifier		
ст	8	I	Timing capacitance. Capacitor connected from CT to ground is charged via current established by RT pin via current mirror. Output Pulse dead time is determined by the size of the capacitor during capacitor discharge time.		
RT	9	I	Determines oscillator frequency. VREF sources thru RT to create a current which is mirrored to CT pin.		
SYNC	10	I/O	Sync pin is an output under normal operation when RT is above 4.1V Sync output high. Sync pin is an input when RT pin is high and CT pin tied low.		
AOUT	11	0	Output driver (source/sink)		
GND	12	-	Ground connection		
VC	13	I	Gate drive collector supply voltage. Decouple with capacitor.		
BOUT	14	0	Output driver (source/sink)		
VIN	15	I	Input voltage decouple with capacitor		
SHUTDOWN	16	I	Shutdown threshold 1V. Voltage above threshold latches off oscillator.		

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

		MIN	MAX	UNIT
Supply voltage			40	V
Collector supply vol	age		40	V
Current sense input	S	-0.3	3	V
Error amplifier input	S	-0.3	V _{IN}	V
Shutdown input		-0.3	10	V
Error-amplifier outp	ut current		-5	mA
Output current,	DC		0.5	٨
source or sink	Pulse (0.5 µs)		2	A
Oscillator Charging	current		5	mA
Soft-start sink curre	nt		50	mA
SYNC output currer	t		±10	mA
Junction temperatu	e	-55	150	°C
Lead temperature (Soldering, 10 sec.)		300	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to Ground. Currents are positive into, negative out of the specified pin. Consult packaging section of databook for thermal/imitations and considerations of package.

6.2 Handling Ratings

		MIN	MAX	UNIT
T _{stg}	Storage temperature range	-65	150	°C

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
TJ	Operating junction temperature	-55	125	°C

6.4 Thermal Information⁽¹⁾

THERMAL METRIC ⁽²⁾		UC1856-SP	UNIT
		16 PIN	UNIT
R _{0JC(bottom)}	J package	7.3	°C/W
	HKT package	2.9	C/W

(1) HKT: Computational fluid dynamics (CFD) model of 16 pin HKT package to Mil Std 883 Method 1012.1 standard. 16/J: Curve based on CFD models correlated to available physical measurement data points. Reference: http://www.sh.sc.ti.com/processpackaging/pkgchar/Tjc_by_die_size.htm

(2) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REFERENCE SECTION	I			I	
Output voltage	$T_{J} = 25^{\circ}C, I_{O} = 1 \text{ mA}$	5.05	5.1	5.15	V
Line regulation	V _{IN} = 8 to 40 V			20	mV
Load regulation	$I_0 = -1 \text{ mA to } -10 \text{ mA}$			15	mV
Total output variation	Line, load, and temperature	5		5.2	V
Output noise voltage	10 Hz < f < 10 kHz, T _J = 25°C		50		μV
Long-term stability	$T_{\rm J} = 125^{\circ}{\rm C},\ 1000\ {\rm Hrs}^{(1)}$		5	25	mV
Short-circuit current	V _{REF} = 0 V	-25	-45	-65	mA
OSCILLATOR SECTION				÷	
	$T_J = 25^{\circ}C$	180	200	220	
Initial accuracy	Over operating range	170		230	kHz
Voltage stability	$V_{IN} = 8$ to 40 V			2%	
Discharge current	$T_{J} = 25^{\circ}C, V_{CT} = 2 V$	7.5	8	8.8	~^
Discharge current	Over operating range, $V_{CT} = 2 V$	6.7	8	8.8	mA
Sync output high level	$I_0 = -1 \text{ mA}$	2.4	3.6		V
Sync output low level	I _O = 1 mA		0.2	0.4	V
Sync input high level	$C_T = 0 V, R_T = V_{REF}$	2	1.5		V
Sync input low level	$C_T = 0 V, R_T = V_{REF}$		1.5	0.8	V
Sync input current	$C_T = 0 \text{ V}, R_T = V_{\text{REF}}, V_{\text{SYNC}} = 5 \text{ V}$		1	10	μA
Sync delay to outputs	C_{T} = 0 V, R_{T} = V_{REF},V_{SYNC} = 0.8 to 2 V		50	100	ns
ERROR AMPLIFIER SECTION					
Input offset voltage	$V_{CM} = 2 V$			5	mV
Input bias current				-1	μA
Input offset current				500	nA
Common mode range	$V_{IN} = 8 V$ to 40 V	0		V _{IN} -2	V
Open loop gain	V_{O} = 1.2 V to 3 V	80	100		dB
Unity gain bandwidth	$T_J = 25^{\circ}C$	1	1.5		MHz
CMRR	V_{CM} = 0 V to 38 V, V_{IN} = 40 V	75	100		dB
PSRR	$V_{IN} = 8 V \text{ to } 40 V$	80	100		dB
Output sink current	$V_{ID} = -15 \text{ mV}, V_{COMP} = 1.2 \text{ V}$	5	10		mA
Output source current	V_{ID} = 15 mV, V_{COMP} = 2.5 V	-0.4	-0.5		mA
Output high level	V_{ID} = 50 mV, R _L (COMP) = 15 k Ω	4.3	4.6	4.9	V
Output low level	$V_{ID} = -50 \text{ mV}, \text{ R}_{L} \text{ (COMP)} = 15 \text{ k}\Omega$		0.7	1	V
CURRENT SENSE AMPLIFIER SECTION					
Amplifier gain	V_{CS} = 0 V, CL SS Open ⁽²⁾⁽³⁾	2.5	2.75	3	V/V
Maximum differential-input signal $(V_{CS}+-V_{CS}-)$	CL SS Open ⁽²⁾ , R _L (COMP) = 15 k Ω	1.1	1.2		V
Input offset voltage	$V_{CL SS} = 0.5 V, COMP Open^{(3)}$		5	35	mV
CMRR	$V_{CM} = 0 V \text{ to } 3 V$	60			dB
PSRR	$V_{IN} = 8 V$ to 40 V	60			dB
Input bias current	$V_{CL SS} = 0.5 V, COMP Open^{(2)}$	-1		1	μA
Input offset current	$V_{CL SS} = 0.5 V, COMP Open^{(2)}$	-1		1	μA
Input common-mode range		0		3	V
Delay to outputs	V _{EA} + = VREF, EA- = 0 V CS+ - CS- = 0 V to 1.5 V		120	250	ns

(1) This parameter, although ensured over the recommended operating conditions, is not 100% tested in production. (2) Parameter measured at trip point of latch with V_{EA} + = VREF, V_{EA} - = 0 V. (3) Amplifier gain defined as:

$$G = \frac{\Delta V_{COMP}}{\Delta V_{CS} +}; \qquad \Delta V_{CS} - = 0 \text{ to } 1 \text{ V}$$

	0		5	V
See ⁽⁵⁾	3	1.5		mA
See ⁽⁶⁾		1.5	0.8	mA
V _{SHUTDOWN} = 0 V to 1 .3 V		65	110	ns
	40			V
VC = 40 V			250	μΑ
I _{OUT} = 20 mA		0.1	0.5	V
I _{OUT} = 200 mA		0.5	2.6	v
$I_{OUT} = -20 \text{ mA}$	12.5	13.2		V
I _{OUT} = -200 mA	12	13.1		
C1 = 1 nF		40	80	ns
C1 = 1 nF		40	80	ns
V _{IN} = 0 V, I _{OUT} = 20 mA		0.8	1.5	V
	45%	47%	50%	
			0%	
		7.7	8	V
		0.7		V
· ·			1	
		18	23	mA
	See (6) V _{SHUTDOWN} = 0 V to 1 .3 V VC = 40 V I _{OUT} = 20 mA I _{OUT} = 200 mA I _{OUT} = -20 mA I _{OUT} = -200 mA I _{OUT} = -200 mA I _{OUT} = -20 mA I _{OUT} = -210 mA I _{OUT} = -200 mA I _{OUT} = -210 mA	See (5) 3 See (6) V _{SHUTDOWN} = 0 V to 1 .3 V 40 VC = 40 V 40 I _{OUT} = 20 mA 12.5 I _{OUT} = -20 mA 12.5 I _{OUT} = -20 mA 12 C1 = 1 nF C1 = 1 nF V _{IN} = 0 V, I _{OUT} = 20 mA 0	See $^{(5)}$ 3 1.5 See $^{(6)}$ 1.5 V _{SHUTDOWN} = 0 V to 1.3 V 65 VC = 40 V 40 $l_{OUT} = 20 \text{ mA}$ 0.1 $l_{OUT} = 20 \text{ mA}$ 0.5 $l_{OUT} = -20 \text{ mA}$ 12.5 $l_{OUT} = -20 \text{ mA}$ 12 $l_{OUT} = -20 \text{ mA}$ 12 $l_{OUT} = -20 \text{ mA}$ 40 C1 = 1 nF 40 VIN = 0 V, I_{OUT} = 20 mA 0.8 45% 47% 0.1 7.7 0.7 0.7	See ⁽⁵⁾ 3 1.5 See ⁽⁶⁾ 1.5 0.8 V _{SHUTDOWN} = 0 V to 1.3 V 65 110 40 VC = 40 V 250 lour = 20 mA 0.1 0.5 lour = 20 mA 0.5 2.6 lour = -20 mA 12.5 13.2 lour = -20 mA 12 13.1 C1 = 1 nF 40 80 C1 = 1 nF 40 80 V _{IN} = 0 V, l _{OUT} = 20 mA 0.8 1.5 45% 47% 50% 7.7 8 0.7

SLUSBV6-APRIL 2014

Current limit offset

Input bias current SHUTDOWN PIN SECTION Threshold voltage

www.ti.com

UNIT

V

μA

V

NSTRUMENTS

ÈXAS

MAX

0.57

-30

1.05

MIN

0.43

0.95

ТҮР

0.5 -10

1

Electrical Characteristics (continued)

PARAMETER

CURRENT LIMIT ADJUST SECTION

Unless otherwise stated, these specifications apply for T_A –55°C to +125°C, V_{IN} = 15 V, R_T = 10 k Ω , C_T = 1 nF, T_A = T_J .

 V_{CS} = 0 V , V_{CS} + = 0V, COMP = Open⁽⁴⁾

TEST CONDITIONS


Parameter measured at trip point of latch with V_{EA} + = VREF, V_{EA} - = 0 V. (4)

(5)

Current into CL SS ensued to latch circuit into shutdown state. Current into CL SS ensued not to latch circuit into shutdown state. (6)



7 Parameter Measurement Information



Bypass caps should be low ESR and ESL type. Short E/A– and comp for unity gain testing. **The use of a ground plane is highly recommended.**






8 Detailed Description

8.1 Overview

The UC1856 is a high-performance version of the popular UC1846 series of current-mode controllers, and is intended for both design upgrades and new applications where speed and accuracy are important. All input-to-output delays have been minimized, and the current sense output is slew-rate limited to reduce noise sensitivity. Fast 1.5-A peak output stages have been added to allow rapid switching of power FETs.

8.2 Functional Block Diagram



8.3 Feature Description

UC1856 is a current mode controller, used to support various topologies such as forward, flyback, half-bridge, full bridge, push-pull configurations.

Current mode control is a two-loop system. The switching power supply inductor is hidden within the inner current control loop. This simplifies the design of the outer voltage control loop and improves power supply performance in many ways, including better dynamics. The objective of this inner loop is to control the state-space averaged inductor current, but in practice the instantaneous peak inductor current is the basis for control (switch current - equal to inductor current during the on time - is often sensed). If the inductor ripple current is small, peak inductor current control is nearly equivalent to average inductor current control.

The peak method of inductor current control functions by comparing the upslope of inductor current (or switch current) to a current program level set by the outer loop. The comparator turns the power switch off when the instantaneous current reaches the desired level. The current ramp is usually quite small compared to the programming level, especially when V_{IN} is low. As a result, this method is extremely susceptible to noise. A noise spike is generated each time the switch turns on. A fraction of a volt coupled into the control circuit can cause it to turn off immediately, resulting in a sub-harmonic operating mode with much greater ripple. Circuit layout and bypassing are critically important to successful operation.



Feature Description (continued)

The peak current mode control method is inherently unstable at duty ratios exceeding 0.5, resulting in subharmonic oscillation. A compensating ramp (with slope equal to the inductor current downslope) is usually applied to the comparator input to eliminate this instability. A slope compensation must be added to the sensed current waveform or subtracted from the control voltage to ensure stability above a 50% duty cycle. A compensating ramp (with slope equal to the inductor current downslope) is usually applied to the comparator input to eliminate this instability.

The pulse width modulator (PWM) of UC1856-SP is limited to a maximum duty cycle of 50%, thus it can be used in topologies such as push-pull, half bridge, full bridge, forward, flyback configurations. Limiting PWM to 50% duty cycle ensures that for isolated or transformer based topologies. The transformer is allowed to reset and prevent saturation of the transformer core.

Pulse-by-pulse symmetry correction (flux balancing) is inherent to current mode controllers and essential for the push-pull topology to prevent core saturation.

Current limit control design has numerous advantages:

- 1. Current mode control provided peak switch current limiting pulse by pulse current limit.
- 2. Control loop is simplified as one pole due to output inductor is pushed to higher frequency, thus a two pole system turns into two real poles. Thus system reduces to a first order system thus simplifies the control.
- 3. Multiple converter can be paralleled and allows equal current sharing amount the various converters.
- 4. Inherently provides for input voltage feed-forward as any perturbation in the input voltage will be reflected in the switch or inductor current. Since switch or inductor current is a direct control input, thus this perturbation is very rapidly corrected.
- 5. The error amplifier output (outer control loop) defines the level at which the primary current (inner loop) will regulate the pulse width, and output voltage.




Figure 2. Push-Pull Converter Using Current Mode Control

8.3.1 Reference

As highlighted in the Functional Block Diagram, UC1856-SP incorporates a 5.1-V internal reference regulator with $\pm 10\%$ set point variation over temperature.

8.3.2 Oscillator

Figure 7 highlights the oscillator circuit. Connecting a resistor RT from pin 9 to ground establishes a current, which is mirrored to pin 8 and charges the capacitor connected from pin 8 to ground. Maximum on-time corresponds to the maximum charging time of the timing capacitor. Oscillator frequency can be determined by Equation 5.

Off-time corresponds to capacitor discharge time establishes the converter dead time between the pulses according to Equation 4. Internal 8-mA current sink discharges the CT pin capacitor.



Feature Description (continued)


8.3.3 Slope Compensation

For duty cycle above 50% slope compensating can be implemented by using a buffer (i.e. 2N2222) and connecting base to timing capacitor pin 8, collector to VREF (5 V), a resistor in series with emitter connected to (pin 4) CS+ of differential current sense amplifier. Injecting a downslope proportional to the sawtooth into current sense amplifier.

As with any bipolar PWM IC, outputs should be protected from negatively biasing the substrate. This is typically done by using Schottky diodes from ground to each output. Failure to do this could cause spurious interruption and restart of the oscillator, dropping of output pulses and a significant increase in propagation delays.

8.3.4 Error Amplifier

UC1856-SP incorporates an error amplifier with typical open loop gain of 100 db and gain bandwidth of 1.5 MHz. With Source and sink capability of 10 mA and 0.5 mA respectively.



Error amplifier sources up to 0.5 mA.



8.3.5 Current Sense Amplifier

UC1856-SP incorporates a differential current sense amplifier which can eliminate ground loop problems and increase noise immunity. An R-C snubber can also be implemented thus helping in blanking the peak current spike when the switch is turned on. The input of the current sense amplifier is slew rate limited allowing lower values of filter capacitors to be used to eliminate leading edge noise.




Figure 4. Current-Sense Amplifier Connections

In some applications, a small RC filter is required to reduce switch transients. Differential input allows remote noise sensing.

8.3.6 Current Limit

Over current trip point is determined by Equation 1. Differential current sense amplifier has a gain of three, as shown in Figure 5.



Feature Description (continued)




Figure 5. Pulse-By-Pulse Current Limiting

Referring to Figure 5, Equation 1 determines the peak current, Is.

$$ls = \frac{\left(\frac{R2V_{REF}}{R1+R2}\right) - 0.5}{3R_{s}}$$

(1)

8.3.7 Shutdown

UC1856-SP incorporates a shutdown pin (pin16). Shutdown threshold voltage is 1 V. Exceeding the shutdown threshold voltage causes the device to shutdown.

- If current into ICL_SS V_{REF}/R1 > 3-mA SCR holding current (minimum latch current), then the device latches
 off. Power recycle is required to un-latch the device.
- If $V_{REF}/R1 < 0.8$ mA, that is ICL_SS < 0.8 A, then this ensures that the circuit does not latch in a shutdown state.




Figure 6. Shutdown Latch



(2)

(3)

Feature Description (continued)

Referring to Figure 10, if

 $\frac{V_{REF}}{R1} < 0.8 mA$

the shutdown latch commutates when ISS = 0.8 mA and a restart cycle initiates.

$$\frac{V_{REF}}{R1} > 3mA$$

the device latches off until power is recycled.

8.3.8 Output Section

UC1856-SP incorporates high current dual totem pole output stage capable of sourcing/sinking 1.5 A peak current for fast switching of power MOSFETs and limited to 0.5 A dc current.

8.3.9 Undervoltage Lockout

Minimum input voltage for converter is 8 V or higher, with typical value being 7.7 V. At input voltages below the actual UVLO voltage, the devices will not operate.

8.3.10 Soft-Start

Connecting a capacitor from CL/SS pin 1 to ground which is charged by 0.5-mA internal current source will determine the soft-start time. If over current is also implemented as shown in Figure 5, then SS charge time will be determined by charging SS capacitor by 0.5-mA current as well as current contributed by R1 resistor in charging the SS capacitor.

8.4 Device Functional Modes

8.4.1 Operation with $V_{IN} < 8 V$ (Minimum V_{IN})

The devices operate with input voltages above 8 V. The maximum UVLO voltage is 8 V and will operate at input voltages above 8 V. The typical UVLO voltage is 7.7 V and the devices may operate at input voltages above that point. The devices also may operate at lower input voltages, the minimum UVLO voltage is not specified. At input voltages below the actual UVLO voltage, the devices will not operate.

8.4.2 Synchronization

The synchronization pin (pin10) can be configured as an output for master/slave application. When the converter is configured as a master or standalone converter, SYNC (pin 10) is an output. As highlighted in the functional block diagram, voltage at RT (pin 9) is greater than 4.1-V internal threshold.

When using the part in slave configuration, SYNC pin becomes an input. Typical example of parallel operation with master/slave configuration is shown in Figure 12. Slave unit CT (pin 8) is grounded and RT pin is connected to VREF (pin 2).

When using the part in slave configuration, SYNC pin becomes an input. Typical example of parallel operation with master/slave configuration is shown in Figure 12. Slave unit CT (pin 8) is grounded and RT pin is connected to VREF (pin 2). Under parallel configuration two or more units can be paralleled, with COMP pins tied together each will share current equally.

8.4.3 Parallel Operation

Under parallel configuration two or more units can be paralleled, with COMP pins tied together each will share current equally.

Figure 12 highlights typical parallel operation configuration.



(4)

9 Applications and Implementation

9.1 Application Information

UC1856-SP can be used as a controller to design various topologies such as push-pull, half-bridge, full bridge, and flyback.

The following sections highlight the topologies for oscillators, error amplifiers, and parallel configurations (paralleling two EVMS).

9.2 Typical Applications

9.2.1 Oscillator Circuit




Figure 7. Oscillator Circuit

Referring to Figure 7, the size of the external capacitor, C_T , determines output dead time, according to Equation 4.

$$\mathsf{Td} = \frac{2\mathsf{C}_{\mathsf{T}}}{8\mathsf{m}\mathsf{A} - \frac{3.6}{\mathsf{R}_{\mathsf{T}}}}$$

For large values of R_T : Td = 250 C_T .

Oscillator frequency is approximated by Equation 5.

$$f_{T} = \frac{2}{R_{T}C_{T}}$$
(5)

9.2.1.1 Design Requirements

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE	REFERENCE
Oscillator frequency = 200 kHz	$R_T = 10 \text{ k}\Omega, C_T = 1 \text{ nF}$	Equation 4, Figure 7
Dead time, Td = 75.8 ns	$R_T = 10 \text{ k}\Omega C_T = 1 \text{ n}F$	Equation 5, Figure 7

(6)

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Input Capacitor Selection

Load current, duty cycle, and switching frequency are several factors which determine the magnitude of the input ripple voltage. Without the input capacitor, the pulsating current of Q1 would need to be completely supplied by the host source, VIN, which commonly does not have sufficiently low output impedance. Thus there would be substantial noise on the host dc voltage source and an increase in the conducted EMI on the board. The input capacitor, CIN, effectively filters the input current so the current from the host dc source is approximately an average current.

The input ripple voltage amplitude is directly proportional to the output load current. The maximum input ripple amplitude occurs at maximum output load. Also, the amplitude of the voltage ripple varies with the duty cycle of the converter.

UC1856-SP requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 47 μ F of effective capacitance on the VIN input voltage pins. In some applications additional bulk capacitance may also be required for the VIN input. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the UC1856-SP. The input ripple current can be calculated using Equation 6.

$$Icirms = Iout \times \sqrt{\frac{Vout}{Vinmin} \times \frac{(Vinmin-Vout)}{Vinmin}}$$

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 7.

$$\Delta \text{Vin} = \frac{\text{loutmax} \times 0.25}{\text{Cin} \times \text{fsw}}$$
(7)

9.2.1.2.2 Output Capacitor Selection

The output capacitance of a switching regulator is a vital part of the overall feedback system. The energy storage inductor and the output capacitor form a second-order low-pass filter.

In switching power supply power stages, the function of output capacitance is to store energy. The energy is stored in the capacitor's electric field due to the voltage applied. Thus, qualitatively, the function of a capacitor is to attempt to maintain a constant voltage.

The value of output capacitance of a buck power stage is generally selected to limit output voltage ripple to the level required by the specification. Since the ripple current in the output inductor is usually already determined, the series impedance of the capacitor primarily determines the output voltage ripple. The three elements of the capacitor that contribute to its impedance (and output voltage ripple) are equivalent series resistance (ESR), equivalent series inductance (ESL), and capacitance (C). The following gives guidelines for output capacitor selection.

For continuous inductor current mode operation, to determine the amount of capacitance needed as a function of inductor current ripple, ΔI_L , switching frequency, f_S , and desired output voltage ripple, ΔV_O , Equation 8 is used assuming all the output voltage ripple is due to the capacitor's capacitance.

$$C \ge \frac{\Delta IL}{8 \times fs \times \Delta Vo}$$

Where ΔI_L is the inductor ripple current.



Each capacitor type is characterized by its impedance and the frequency range over which it is most effective. The frequency at which the impedance reaches its minimum is determined by its ESR and ESL. It is known as the self resonant frequency of the capacitor. The self resonant frequency is considered to be the maximum usable frequency for a capacitor. Above this frequency the impedance of the capacitor begins to rise as the ESL of the capacitor begins to dominate. Note that each capacitor type has a specific frequency band over which it is most effective. Therefore, a capacitor network of multiple capacitor types is more effective in reducing impedance than just one type.

The current slew rate of a regulator is limited by its output filter inductor. When the amount of current required by the load changes, the initial current deficit must be supplied by the output capacitors until the regulator can meet the load demand.

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator control loop can not supply the current. This happens when Load (ie: memory, processor) has a large and fast increase in current, such as a transition from no load to full load. The regulator typically needs two or more clock cycles for the control loop to see the change in load current, output voltage and adjust the duty cycle to react to the change. The output capacitor must be properly sized to supply the extra current to the Load until the control loop responds to the Load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 9 shows the minimum output capacitance necessary to accomplish this.

$$Co > \frac{2 \times \Delta I_{out}}{f_{SW} \times \Delta V_{out}}$$
(9)

Where Δ lout is the change in output current, f_{SW} is the regulators switching frequency and Δ Vout is the allowable change in the output voltage. For this example, the transient load response is specified as a 5% change in Vout for a load step of 1A. For this example, Δ lout = 1.0 A and Δ Vout = 0.05 x 3.3 = 0.165 V. Using these numbers gives a minimum capacitance of 25 µF. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

9.2.1.2.3 Output Inductor Selection

To calculate the value of the output inductor, use Equation 10. Kind is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impact the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, Kind is normally from 0.1 to 0.3 for the majority of applications. VinLC refers to the voltage at the input of output LC filter.

$$L1 = \frac{VinLC - Vout}{Io \times Kind} \times \frac{Vout}{VinLC \times fsw}$$
(10)

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

9.2.1.2.4 Switching Frequency


Initial accuracy of UC1856-SP oscillator frequency is 200 kHz ±15% over the temperature range. Switching frequency selection is a trade-off between the overall design size and efficiency. Operating at lower switching frequency will result in higher efficiency at the expense of larger solution footprint.

Oscillator frequency can be determined as follows:

$R_{T} = 10 \text{ k}\Omega$	(11)
$C_{T} = 1 \text{ nF}$	(12)
$fT = \frac{2}{2}$	
$fT = \frac{2}{RT \times CT}$	(13)
$f_T = 200 \text{ kHz}$	(14)




9.2.1.3 Application Curves





9.2.2 Parallel Operation



Slaving allows parallel operation of two or more units with equal current sharing.

Figure 12. Parallel Operation

9.2.2.1 Design Requirements

Refer to Design Requirements for the Oscillator Circuit Design Requirements.

9.2.2.2 Detailed Design Procedure

Refer to Detailed Design Procedure for the Oscillator Circuit Detailed Design Procedure.

10 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 8 V and 40 V. This input supply should be well regulated. If the input supply is located more than a few inches from the UC1856-SP converter additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A tantalum capacitor with a value of 47 μ F is a typical choice, however this may vary depending upon the output power being delivered.

11 Layout

11.1 Layout Guidelines

Always try to use a low EMI inductor with a ferrite type closed core. Some examples would be toroid and encased E core inductors. Open core can be used if they have low EMI characteristics and are located a bit more away from the low power traces and components. Make the poles perpendicular to the PCB as well if using an open core. Stick cores usually emit the most unwanted noise.

11.1.1 Feedback Traces

Try to run the feedback trace as far from the inductor and noisy power traces as possible. You would also like the feedback trace to be as direct as possible and somewhat thick. These two sometimes involve a trade-off, but keeping it away from inductor EMI and other noise sources is the more critical of the two. Run the feedback trace on the side of the PCB opposite of the inductor with a ground plane separating the two.



Layout Guidelines (continued)

11.1.2 Input/Output Capacitors

When using a low value ceramic input filter capacitor, it should be located as close to the VIN pin of the IC as possible. This will eliminate as much trace inductance effects as possible and give the internal IC rail a cleaner voltage supply. Some designs require the use of a feed-forward capacitor connected from the output to the feedback pin as well, usually for stability reasons. In this case it should also be positioned as close to the IC as possible. Using surface mount capacitors also reduces lead length and lessens the chance of noise coupling into the effective antenna created by through-hole components.

11.1.3 Compensation Components

External compensation components for stability should also be placed close to the IC. Surface mount components are recommended here as well for the same reasons discussed for the filter capacitors. These should not be located very close to the inductor either.

11.1.4 Traces and Ground Planes

Make all of the power (high current) traces as short, direct, and thick as possible. It is good practice on a standard PCB board to make the traces an absolute minimum of 15 mils (0.381 mm) per Ampere. The inductor, output capacitors, and output diode should be as close to each other possible. This helps reduce the EMI radiated by the power traces due to the high switching currents through them. This will also reduce lead inductance and resistance as well, which in turn reduces noise spikes, ringing, and resistive losses that produce voltage errors. The grounds of the IC, input capacitors, output capacitors, and output diode (if applicable) should be connected close together directly to a ground plane. It would also be a good idea to have a ground plane on both sides of the PCB. This will reduce noise as well by reducing ground loop errors as well as by absorbing more of the EMI radiated by the inductor. For multi-layer boards with more than two layers, a ground plane can be used to separate the power plane (where the power traces and components are) and the signal plane (where the feedback and compensation and components are) for improved performance. On multi-layer boards the use of vias will be required to connect traces and different planes. It is good practice to use one standard via per 200 mA of current if the trace will need to conduct a significant amount of current from one plane to the other. Arrange the components so that the switching current loops curl in the same direction. Due to the way switching regulators operate, there are two power states. One state when the switch is on and one when the switch is off. During each state there will be a current loop made by the power components that are currently conducting. Place the power components so that during each of the two states the current loop is conducting in the same direction. This prevents magnetic field reversal caused by the traces between the two half-cycles and reduces radiated EMI.



12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
5962-9453001VEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9453001VE A UC1856J-SP	Samples
5962-9453001VXC	ACTIVE	CFP	нкт	16	1	RoHS-Exempt & Green	Call TI	N / A for Pkg Type	-55 to 125	5962-9453001VX C UC1856HKT-SP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UC1856-SP :

• Catalog : UC1856

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-9453001VEA	J	CDIP	16	1	506.98	15.24	13440	NA
5962-9453001VXC	НКТ	CFP (HSL)	16	1	506.98	26.16	6220	NA

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.


HKT0016A



PACKAGE OUTLINE

CFP - 2.13 mm max height

CERAMIC DUAL FLATPACK



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This package is hermetically sealed with a metal lid. Lid and cavity are electrically isolated

- 4. The terminals are gold plated.
- 5. Falls within MIL-STD-1835 CDFP-F11A.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated