SGUS060A − DECEMBER 2007 − REVISED JULY 2009

- \bullet **Highest Performance Floating-Point Digital Signal Processor (DSP) SMJ320C6701**
	- **− 7-, 6-ns Instruction Cycle Time**
	- **− 140-, 167-MHz Clock Rate**
	- **− Eight 32-Bit Instructions/Cycle**
	- **− Up to 1 GFLOPS Performance**
	- **− Pin-Compatible With 'C6201 Fixed-Point DSP**
- \bullet **SMJ: QML Processing to MIL-PRF-38535**
- \bullet **SM: Standard Processing**
- \bullet **Operating Temperature Ranges**
	- **− Extended (W) −55**°**C to 115**°**C**
		- **− Extended (S) −40**°**C to 90**°**C**
- \bullet **VelociTI Advanced Very Long Instruction Word (VLIW) 'C67x CPU Core**
	- **− Eight Highly Independent Functional Units:**
		- **− Four ALUs (Floating- and Fixed-Point)**
		- **− Two ALUs (Fixed-Point)**
		- **− Two Multipliers (Floating- and Fixed-Point)**
	- **− Load-Store Architecture With 32 32-Bit General-Purpose Registers**
	- **− Instruction Packing Reduces Code Size**
	- **− All Instructions Conditional**
- \bullet **Instruction Set Features**
	- **− Hardware Support for IEEE Single-Precision Instructions**
	- **− Hardware Support for IEEE Double-Precision Instructions**
	- **− Byte-Addressable (8-, 16-, 32-Bit Data)**
	- **− 32-Bit Address Range**
	- **− 8-Bit Overflow Protection**
	- **− Saturation**
	- **− Bit-Field Extract, Set, Clear**
	- **− Bit-Counting**
	- **− Normalization**
- \bullet **1M-Bit On-Chip SRAM**
	- **− 512K-Bit Internal Program/Cache (16K 32-Bit Instructions)**
	- **− 512K-Bit Dual-Access Internal Data (64K Bytes)**
- \bullet **32-Bit External Memory Interface (EMIF)**
	- **− Glueless Interface to Synchronous Memories: SDRAM and SBSRAM**
	- **− Glueless Interface to Asynchronous Memories: SRAM and EPROM**
- \bullet **Four-Channel Bootloading Direct-Memory-Access (DMA) Controller With an Auxiliary Channel**
- \bullet **16-Bit Host-Port Interface (HPI) − Access to Entire Memory Map**
- \bullet **Two Multichannel Buffered Serial Ports (McBSPs)**
	- **− Direct Interface to T1/E1, MVIP, SCSA Framers**
	- **− ST-Bus-Switching Compatible**
	- **− Up to 256 Channels Each**
	- **− AC97-Compatible**
	- **− Serial-Peripheral-Interface (SPI) Compatible (Motorola)**
- \bullet **Two 32-Bit General-Purpose Timers**
- \bullet **Flexible Phase-Locked-Loop (PLL) Clock Generator**
- \bullet **IEEE-1149.1 (JTAG†) Boundary-Scan-Compatible**
- \bullet **429-Pin Ceramic Ball Grid Array (CBGA) Package (GLP Suffix) and Land Grid Array (CLGA) Package (ZMB Suffix)**
- \bullet **0.18-**µ**m/5-Level Metal Process − CMOS Technology**
- \bullet **3.3-V I/Os, 1.9-V Internal**

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

VelociTI is a trademark of Texas Instruments Incorporated.

Motorola is a trademark of Motorola, Inc.

† IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

 \blacksquare PRODUCTION DATA information is current as of publication date. \blacksquare
Products conform to specifications per the terms of Texas Instruments \blacksquare standard warranty. Production processing does not necessarily include
testing of all parameters.

On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

description

The SMJ320C67x DSPs are the floating-point DSP family in the SMJ320C6000 platform. The SMJ320C6701 ('C6701) device is based on the high-performance, advanced VelociTI very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI^M), making this DSP an excellent choice for multichannel and multifunction applications. With performance of up to 1 giga floating-point operations per second (GFLOPS) at a clock rate of 167 MHz, the 'C6701 offers cost-effective solutions to high-performance DSP programming challenges. The 'C6701 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 general-purpose registers of 32-bit word length and eight highly independent functional units. The eight functional units provide four floating-/fixed-point ALUs, two fixed-point ALUs, and two floating-/fixed-point multipliers. The 'C6701 can produce two multiply-accumulates (MACs) per cycle for a total of 334 million MACs per second (MMACS). The 'C6701 DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals.

The 'C6701 includes a large bank of on-chip memory and has a powerful and diverse set of peripherals. Program memory consists of a 64K-byte block that is user-configurable as cache or memory-mapped program space. Data memory consists of two 32K-byte blocks of RAM. The peripheral set includes two multichannel buffered serial ports (McBSPs), two general-purpose timers, a host-port interface (HPI), and a glueless external memory interface (EMIF) capable of interfacing to SDRAM or SBSRAM and asynchronous peripherals.

The 'C6701 has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code execution.

TI is a trademark of Texas Instruments Incorporated. Windows is a registered trademark of the Microsoft Corporation.

device characteristics

Table 1 provides an overview of the 'C6701 DSP. The table shows significant features of each device, including the capacity of on-chip RAM, the peripherals, the execution time, and the package type with pin count.

Table 1. Characteristics of the 'C6701 Processors

functional and CPU block diagram

† These functional units execute floating-point instructions.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

CPU description

The CPU fetches VelociTI advanced very-long instruction words (VLIW) (256 bits wide) to supply up to eight 32-bit instructions to the eight functional units during every clock cycle. The VelociTI VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the 'C67x CPU from other VLIW architectures.

The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files contain 16 32-bit registers each for the total of 32 general-purpose registers. The two sets of functional units, along with two register files, compose sides A and B of the CPU (see the functional and CPU block diagram and Figure 1). The four functional units on each side of the CPU can freely share the 16 registers belonging to that side. Additionally, each side features a single data bus connected to all registers on the other side, by which the two sets of functional units can access data from the register files on opposite sides. While register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle, register access using the register file across the CPU supports one read and one write per cycle.

The 'C67x CPU executes all 'C62x instructions. In addition to 'C62x fixed-point instructions, the six out of eight functional units (.L1, .M1, .D1, .D2, .M2, and .L2) also execute floating-point instructions. The remaining two functional units (.S1 and .S2) also execute the new LDDW instruction which loads 64 bits per CPU side for a total of 128 bits per cycle.

Another key feature of the 'C67x CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the .D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The 'C67x CPU supports a variety of indirect-addressing modes using either linear- or circular-addressing modes with 5- or 15-bit offsets. All instructions are conditional, and most can access any one of the 32 registers. Some registers, however, are singled out to support specific addressing or to hold the condition for conditional instructions (if the condition is not automatically "true"). The two .M functional units are dedicated for multiplies. The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle.

The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are "linked" together by "1" bits in the least significant bit (LSB) position of the instructions. The instructions that are "chained" together for simultaneous execution (up to eight in total) compose an execute packet. A "0" in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. If an execute packet crosses the fetch-packet boundary (256 bits wide), the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes or half-words as well. All load and store instructions are byte-, half-word, or word-addressable.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

† These functional units execute floating-point instructions.

Figure 1. SMJ320C67x CPU Data Paths

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

signal groups description

Figure 2. CPU and Peripheral Signals

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

signal groups description (continued)

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

 \dagger I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

‡ PLLV and PLLG signals are not part of external voltage supply or ground. See the CLOCK/PLL documentation for information on how to connect those pins.

§ A = Analog Signal (PLL Filter)

¶ For emulation and normal operation, pull up EMU1 and EMU0 with a dedicated 20-kΩ resistor. For boundary scan, pull down EMU1 and EMU0 with a dedicated 20-kΩ resistor.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

Signal Descriptions (Continued)

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

Signal Descriptions (Continued) SIGNAL TYPE† DESCRIPTION NAME NO. EMIF − SYNCHRONOUS BURST SRAM CONTROL SSADS V8 O/Z SBSRAM address strobe SSOE W7 | O/Z SBSRAM output enable SSWE Y7 | O/Z | SBSRAM write enable SSCLK AA8 O/Z SBSRAM clock **EMIF − SYNCHRONOUS DRAM CONTROL** SDA10 V7 | O/Z | SDRAM address 10 (separate for deactivate command) SDRAS V6 | O/Z | SDRAM row address strobe SDCAS W5 O/Z SDRAM column address strobe SDWE T8 | O/Z | SDRAM write enable SDCLK T9 | O/Z SDRAM clock **EMIF − BUS ARBITRATION** HOLD R6 | I Hold request from the host HOLDA B15 | O | Hold request acknowledge to the host **TIMERS** TOUT1 G2 | O/Z | Timer 1 or general-purpose output TINP1 K3 | I Timer 1 or general-purpose input TOUT0 M18 | O/Z | Timer 0 or general-purpose output TINP0 J18 | | Timer 0 or general-purpose input **DMA ACTION COMPLETE** DMAC3 E18 DMAC2 F19 DMAC1 E20 O DMA action complete DMAC0 G16 **MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1)** CLKS1 F4 | I External clock source (as opposed to internal) CLKR1 H4 I/O/Z Receive clock CLKX1 J4 I/O/Z Transmit clock DR1 E2 | Receive data DX1 G4 O/Z Transmit data FSR1 F3 | I/O/Z | Receive frame sync FSX1 F2 | I/O/Z | Transmit frame sync

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

development support

Texas Instruments (TI) offers an extensive line of development tools for the 'C6x generation of DSPs, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of 'C6x-based applications:

Software-Development Tools:

Assembly optimizer Assembler/Linker Simulator Optimizing ANSI C compiler Application algorithms C/Assembly debugger and code profiler

Hardware-Development Tools:

Extended development system (XDS™) emulator (supports 'C6x multiprocessor system debug) EVM (Evaluation Module)

The TMS320 DSP Development Support Reference Guide (SPRU011) contains information about development-support products for all TMS320 family member devices, including documentation. See this document for further information on TMS320 documentation or any TMS320 support products from Texas Instruments. An additional document, the TMS320 Third-Party Support Reference Guide (SPRU052), contains information about TMS320-related products from other companies in the industry. To receive TMS320 literature, contact the Literature Response Center at 800/477-8924.

See Table 2 for a complete listing of development-support tools for the 'C6x. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

Table 2. SMJ320C6x Development-Support Tools

† Contact IRVINE Compiler Corporation (949) 250-1366 to order.

‡ NT support estimated availability 1Q00.

§ Includes XDS510 board and JTAG emulation cable. TMDX324016X-07 C-source Debugger/Emulation software is not included.

¶ Includes XDS510WS box, SCSI cable, power supply, and JTAG emulation cable.

XDS, XDS510, and XDS510WS are trademarks of Texas Instruments Incorporated.

Win32 and Windows NT are trademarks of Microsoft Corporation.

SPARC is a trademark of SPARC International, Inc.

Solaris is a trademark of Sun Microsystems, Inc.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

device and development-support tool nomenclature

To designate the stages in the product-development cycle, TI assigns prefixes to the part numbers of all SMJ320 devices and support tools. Each SMJ320 member has one of three prefixes: SMX, SM, or SMJ. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (SMX/TMDX) through fully qualified production devices/tools (SMJ/TMDS).

Device development evolutionary flow:

- **SMX** Experimental device that is not necessarily representative of the final device's electrical specifications
- **SM** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification
- **SMJ** Fully qualified production device processed to MIL-PRF-38535

Support tool development evolutionary flow:

- **TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- **TMDS** Fully qualified development-support product

SMX devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

SMJ devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (SMX or SM) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, GLP), the temperature range, and the device speed range in megahertz (for example, 16 is 167 MHz). Figure 4 provides a legend for reading the complete device name for any SMJ320 family member.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

Figure 4. SMJ320 Device Nomenclature (Including SMJ320C6701)

documentation support

Extensive documentation supports all SMJ320 family generations of devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices; technical briefs; development-support tools; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the 'C6x devices:

The TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189) describes the 'C6000 CPU architecture, instruction set, pipeline, and associated interrupts.

The TMS320C6000 Peripherals Reference Guide (literature number SPRU190) describes the functionality of the peripherals available on 'C6x devices, such as the external memory interface (EMIF), host-port interface (HPI), multichannel buffered serial ports (McBSPs), direct-memory-access (DMA), enhanced direct-memory-access (EDMA) controller, expansion bus (XB), clocking and phase-locked loop (PLL); and power-down modes. This guide also includes information on internal data and program memories.

The TMS320C6000 Programmer's Guide (literature number SPRU198) describes ways to optimize C and assembly code for 'C6x devices and includes application program examples.

The TMS320C6x C Source Debugger User's Guide (literature number SPRU188) describes how to invoke the 'C6x simulator and emulator versions of the C source debugger interface and discusses various aspects of the debugger, including: command entry, code execution, data management, breakpoints, profiling, and analysis.

The TMS320C6x Peripheral Support Library Programmer's Reference (literature number SPRU273) describes the contents of the 'C6x peripheral support library of functions and macros. It lists functions and macros both by header file and alphabetically, provides a complete description of each, and gives code examples to show how they are used.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

documentation support (continued)

TMS320C6000 Assembly Language Tools User's Guide (literature number SPRU186) describes the assembly language tools (assembler, linker, and other tools used to develop assembly language code), assembler directives, macros, common object file format, and symbolic debugging directives for the 'C6000 generation of devices.

The TMS320C6x Evaluation Module Reference Guide (literature number SPRU269) provides instructions for installing and operating the 'C6x evaluation module. It also includes support software documentation, application programming interfaces, and technical reference material.

TMS320C6000 DSP/BIOS User's Guide (literature number SPRU303) describes how to use DSP/BIOS tools and APIs to analyze embedded real-time DSP applications.

Code Composer User's Guide (literature number SPRU296) explains how to use the Code Composer development environment to build and debug embedded real-time DSP applications.

Code Composer Studio Tutorial (literature number SPRU301) introduces the Code Composer Studio integrated development environment and software tools.

The TMS320C6000 Technical Brief (literature number SPRU197) gives an introduction to the 'C62x/C67x devices, associated development tools, and third-party support.

A series of DSP textbooks is published by Prentice-Hall and John Wiley & Sons to support DSP research and education. The TMS320 newsletter, Details on Signal Processing, is published quarterly and distributed to update SMJ320 customers on product information. The TMS320 DSP bulletin board service (BBS) provides access to information pertaining to the SMJ320 family, including documentation, source code, and object code for many DSP algorithms and utilities. The BBS can be reached at 281/274-2323.

Information regarding TI DSP products is also available on the Worldwide Web at http://www.ti.com uniform resource locator (URL).

clock PLL

All of the internal 'C67x clocks are generated from a single source through the CLKIN pin. This source clock either drives the PLL, which multiplies the source clock in frequency to generate the internal CPU clock, or bypasses the PLL to become the internal CPU clock.

To use the PLL to generate the CPU clock, the external PLL filter circuit must be properly designed. Table 3, Table 4, and Figure 5 show the external PLL circuitry for either x1 (PLL bypass) or x4 PLL multiply modes. Table 3 and Figure 6 show the external PLL circuitry for a system with ONLY x1 (PLL bypass) mode.

To minimize the clock jitter, a single clean power supply should power both the 'C67x device and the external clock oscillator circuit. Noise coupling into PLLF will directly impact PLL clock jitter. The minimum CLKIN rise and fall times should also be observed. For the input clock timing requirements, see the input and output clocks electricals section. Guidelines for EMI filter selection are as follows: maximum attenuation frequency = 20-30 MHz, maximum dB attenuation = $45-50$ dB, and minimum dB attenuation above 30 MHz = 20 dB.

Table 3. CLKOUT1 Frequency Ranges†

† Due to overlap of frequency ranges when choosing the PLLFREQ, more than one frequency range can contain the CLKOUT1 frequency. Choose the lowest frequency range that includes the desired frequency. For example, for CLKOUT1 = 133 MHz, choose PLLFREQ value of 000b. For CLKOUT1 = 167 MHz, choose PLLFREQ value of 001b. PLLFREQ values other than 000b, 001b, and 010b are reserved.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

clock PLL (continued)

CLKMODE	CLKIN RANGE (MHz)	CPU CLOCK FREQUENCY (CLKOUT1) RANGE (MHz)	CLKOUT2 RANGE (MHz)	R1 (Ω)	C1 (nF)	C ₂ (pF)	TYPICAL LOCK TIME (µs)‡
x4	$12.5 - 41.7$	$50 - 167$	$25 - 83.5$	60.4	27	560	75

Table 4. 'C6701 PLL Component Selection Table

‡ Under some operating conditions, the maximum PLL lock time may vary as much as 150% from the specified typical value. For example, if the typical lock time is specified as 100 µs, the maximum value may be as long as 250 µs.

- NOTES: A. Keep the lead length and the number of vias between the PLLF pin, the PLLG pin, and R1, C1, and C2 to a minimum. In addition, place all PLL external components (R1, C1, C2, C3, C4, and the EMI Filter) as close to the 'C6000 device as possible. For the best performance, TI recommends that all the PLL external components be on a single side of the board without jumpers, switches, or components other than the ones shown.
	- B. For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (R1, C1, C2, C3, C4, and the EMI Filter).
	- C. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DV_{DD}.

Figure 5. External PLL Circuitry for Either PLL x4 Mode or x1 (Bypass) Mode

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

clock PLL (continued)

- NOTES: A. For a system with ONLY PLL x1 (bypass) mode, short the PLLF terminal to the PLLG terminal.
	- B. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DV_{DD}.

Figure 6. External PLL Circuitry for x1 (Bypass) Mode Only

power-supply sequencing

TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time if the other supply is below the proper operating voltage.

system-level design considerations

System-level design considerations, such as bus contention, may require supply sequencing to be implemented. In this case, the core supply should be powered up at the same time as, or prior to (and powered down after), the I/O buffers. This is to ensure that the I/O buffers receive valid inputs from the core before the output buffers are powered up, thus, preventing bus contention with other chips on the board.

power-supply design considerations

For systems using the C6000™ DSP platform of devices, the core supply may be required to provide in excess of 2 A per DSP until the I/O supply is powered up. This extra current condition is a result of uninitialized logic within the DSP(s) and is corrected once the CPU sees an internal clock pulse. With the PLL enabled, as the I/O supply is powered on, a clock pulse is produced stopping the extra current draw from the supply. With the PLL disabled, an external clock pulse may be required to stop this extra current draw. A normal current state returns once the I/O power supply is turned on and the CPU sees a clock pulse. Decreasing the amount of time between the core supply power up and the I/O supply power up can minimize the effects of this current draw.

A dual-power supply with simultaneous sequencing, such as available with TPS563xx controllers or PT69xx plug-in power modules, can be used to eliminate the delay between core and I/O power up [see the Using the TPS56300 to Power DSPs application report (literature number SLVA088)]. A Schottky diode can also be used to tie the core rail to the I/O rail, effectively pulling up the I/O power supply to a level that can help initialize the logic within the DSP.

Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications utilizing the C6000™ platform of DSPs, the PC board should include separate power planes for core, I/O, and ground, all bypassed with high-quality low-ESL/ESR capacitors.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)

* This parameter is not tested.

† TMS and TDI are not included due to internal pullups.

TRST is not included due to internal pulldown.

‡ Measured with average CPU activity:

50% of time: 8 instructions per cycle, 32-bit DMEM access per cycle
50% of time: 2 instructions per cycle, 16-bit DMEM access per cycle

2 instructions per cycle, 16-bit DMEM access per cycle

§ Measured with average peripheral activity:

50% of time: Timers at max rate, McBSPs at E1 rate, and DMA burst transfer between DMEM and SDRAM
50% of time: Timers at max rate. McBSPs at E1 rate, and DMA servicing McBSPs

Timers at max rate, McBSPs at E1 rate, and DMA servicing McBSPs

¶ Measured with average I/O activity (30-pF load, SDCLK on):

25% of time: Reads from external SDRAM

25% of time: Writes to external SDRAM
50% of time: No activity

50% of time:

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

† Typical distributed load circuit capacitance.

signal-transition levels

All input and output timing parameters are referenced to 1.5 V for both "0" and "1" logic levels.

Figure 7. Input and Output Voltage Reference Levels for ac Timing Measurements

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

INPUT AND OUTPUT CLOCKS

timing requirements for CLKIN† (see Figure 8)

 $\frac{1}{1}$ The reference points for the rise and fall transitions are measured at 20% and 80%, respectively, of V_{IH}. \ddagger C = CLKIN cycle time in ns. For example, when CLKIN frequency is 10 MHz, use C = 100 ns.

*This parameter is not tested.

Figure 8. CLKIN Timings

switching characteristics for CLKOUT1‡§ (see Figure 9)

 \ddagger P = 1/CPU clock frequency in nanoseconds (ns).

§ PH is the high period of CLKIN in ns and PL is the low period of CLKIN in ns.

*This parameter is not tested.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

INPUT AND OUTPUT CLOCKS (CONTINUED)

switching characteristics for CLKOUT2† (see Figure 10)

 \uparrow P = 1/CPU clock frequency in ns.

*This parameter is not tested.

Figure 10. CLKOUT2 Timings

SDCLK, SSCLK timing parameters

SDCLK timing parameters are the same as CLKOUT2 parameters.

SSCLK timing parameters are the same as CLKOUT1 or CLKOUT2 parameters, depending on SSCLK configuration.

switching characteristics for the relation of SSCLK, SDCLK, and CLKOUT2 to CLKOUT1 (see Figure 11)

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

ASYNCHRONOUS MEMORY TIMING

timing requirements for asynchronous memory cycles† (see Figure 12 and Figure 13)

† To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. If ARDY does meet setup or hold time, it may be recognized in the current cycle or the next cycle. Thus, ARDY can be an asynchronous input.

switching characteristics for asynchronous memory cycles‡ (see Figure 12 and Figure 13)

‡ The minimum delay is also the minimum output hold after CLKOUT1 high.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

ASYNCHRONOUS MEMORY TIMING (CONTINUED)

Figure 13. Asynchronous Memory Write Timing

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

SYNCHRONOUS-BURST MEMORY TIMING

timing requirements for synchronous-burst SRAM cycles (full-rate SSCLK) (see Figure 14)

switching characteristics for synchronous-burst SRAM cycles† (full-rate SSCLK) (see Figure 14 and Figure 15)

† The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter.

When the PLL is used (CLKMODE x4), P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns. For CLKMODE x1, 0.5P is defined as PH (pulse duration of CLKIN high) for all output setup times; 0.5P is defined as PL (pulse duration of CLKIN low) for all output hold times.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)

timing requirements for synchronous-burst SRAM cycles (half-rate SSCLK) (see Figure 16)

switching characteristics for synchronous-burst SRAM cycles† (half-rate SSCLK) (see Figure 16 and Figure 17)

† The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter.

When the PLL is used (CLKMODE x4), P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns. For CLKMODE x1:

 $1.5P = P + PH$, where $P = 1/CPU$ clock frequency, and $PH = pulse$ duration of CLKIN high.

 $0.5P = PL$, where $PL = pulse$ duration of CLKIN low.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

SYNCHRONOUS DRAM TIMING

timing requirements for synchronous DRAM cycles (see Figure 18)

switching characteristics for synchronous DRAM cycles† (see Figure 18−Figure 23)

† The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter.

When the PLL is used (CLKMODE x4), P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

For CLKMODE x1:

 $1.5P = P + PH$, where $P = 1/CPU$ clock frequency, and $PH = pulse$ duration of CLKIN high.

 $0.5P = PL$, where $PL = pulse$ duration of CLKIN low.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

SYNCHRONOUS DRAM TIMING (CONTINUED)

Figure 19. Three SDRAM Write Commands

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

SYNCHRONOUS DRAM TIMING (CONTINUED)

Figure 23. SDRAM MRS Command

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

HOLD/HOLDA TIMING

timing requirements for the hold/hold acknowledge cycles† (see Figure 24)

 \dagger HOLD is synchronized internally. Therefore, if setup and hold times are not met, it will either be recognized in the current cycle or in the next cycle. Thus, HOLD can be an asynchronous input.

switching characteristics for the hold/hold acknowledge cycles‡ (see Figure 24)

 \ddagger P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

§ All pending EMIF transactions are allowed to complete before HOLDA is asserted. The worst cases for this is an asynchronous read or write with external ARDY used or a minimum of eight consecutive SDRAM reads or writes when RBTR8 = 1. If no bus transactions are occurring, then

the minimum delay tim<u>e can be achiev</u>ed. Also, bus hold ca<u>n be indefinitely delayed by setting the N</u>OHOLD = <u>1.</u>
¶ EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE, AOE, AWE, SSADS, SSOE, SSWE, SDA10, SDRA *This parameter is not tested.

† EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE, AOE, AWE, SSADS, SSOE, SSWE, SDA10, SDRAS, SDCAS, and SDWE.

Figure 24. HOLD/HOLDA Timing

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

RESET TIMING

timing requirements for reset (see Figure 25)

† This parameter applies to CLKMODE x1 when CLKIN is stable and applies to CLKMODE x4 when CLKIN and PLL are stable. *This parameter is not tested.

‡ This parameter only applies to CLKMODE x4. The RESET signal is not connected internally to the clock PLL circuit. The PLL, however, may need up to 250 us to stabilize following device powerup or after PLL configuration has been changed. During that time, RESET must be asserted to ensure proper device operation. See the clock PLL section for PLL lock times.

switching characteristics during reset§ (see Figure 25)

Z group consists of: EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE, AWE, AOE, SSADS, SSOE, SSWE, SDA10, SDRAS, SDCAS, SDWE, HD[15:0], CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, and FSR1.

*This parameter is not tested.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

Figure 25. Reset Timing

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

EXTERNAL INTERRUPT/RESET TIMING

timing requirements for interrupt response cycles†‡ (see Figure 26)

† Interrupt signals are synchronized internally and are potentially recognized one cycle later if setup and hold times are violated. Thus, they can be connected to asynchronous inputs.

 \ddagger P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

*This parameter is not tested.

switching characteristics during interrupt response cycles§ (see Figure 26)

 $\S P = 1/CPU$ clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

When the PLL is used (CLKMODE x4), $0.5P = 1/(2 \times CPU$ clock frequency). For CLKMODE $x1: 0.5P = PH$, where PH is the high period of CLKIN.

Figure 26. Interrupt Timing

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

HOST-PORT INTERFACE TIMING

timing requirements for host-port interface cycles†‡ (see Figure 27, Figure 28, Figure 29, and Figure 30)

*This parameter is not tested.
THETROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use $P = 6$ ns.

§ Select signals include: HCNTRL[1:0], HR/ \overline{W} , and HHWIL.

switching characteristics during host-port interface cycles†‡ (see Figure 27, Figure 28, Figure 29, and Figure 30)

*This parameter is not tested.
THETROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use $P = 6$ ns.

T HCS enables HRDY, and HRDY is always low when HCS is high. The case where HRDY goes high when HCS falls indicates that HPI is busy completing a previous HPID write or READ with autoincrement.

This parameter is used during an HPID read. At the beginning of the first half-word transfer on the falling edge of HSTROBE, the HPI sends the request to the DMA auxiliary channel, and HRDY remains high until the DMA auxiliary channel loads the requested data into HPID.

If This parameter is used after the second half-word of an HPID write or autoincrement read. HRDY remains low if the access is not an HPID write or autoincrement read. Reading or writing to HPIC or HPIA does not affect the HRDY signal.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

HOST-PORT INTERFACE TIMING (CONTINUED)

† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 27. HPI Read Timing (HAS Not Used, Tied High)

Figure 28. HPI Read Timing (HAS Used)

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

HOST-PORT INTERFACE TIMING (CONTINUED)

† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 30. HPI Write Timing (HAS Used)

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

MULTICHANNEL BUFFERED SERIAL PORT TIMING

timing requirements for McBSP†‡ (see Figure 31)

 \uparrow P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

 \pm CLKRP = CLKXP = FSRP = FSXP = 0 in the pin control register (PCR). If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

*This parameter is not tested.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

switching characteristics for McBSP†‡§ (see Figure 31)

 \uparrow CLKRP = CLKXP = FSRP = FSXP = 0 in the pin control register (PCR). If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

‡ Minimum delay times also represent minimum output hold times.

 $\S P = 1/CPU$ clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

 $TC = H$ or L

S = sample rate generator input clock = P if CLKSM = $1 (P = 1/CPU \, clock \, frequency)$

 $=$ sample rate generator input clock $= P_{\text{c}}$ clks if CLKSM $= 0$ (P $_{\text{c}}$ clks $=$ CLKS period)

 $H = CLKX$ high pulse width $= (CLKGDV/2 + 1) * S$ if CLKGDV is even

 $=$ (CLKGDV + 1)/2 $*$ S if CLKGDV is odd or zero

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

 $L = CLKX$ low pulse width = (CLKGDV/2) $*$ S if CLKGDV is even

*This parameter is not tested.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for FSR when GSYNC = 1 (see Figure 32)

*This parameter is not tested.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0†‡ (see Figure 33)

 \dagger The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use $P = 6$ ns.

‡ For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

switching characteristics for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0†‡ (see Figure 33)

*This parameter is not tested.

 \dagger The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use $P = 6$ ns.

 \ddagger For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

- $§ S =$ sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)
	- $=$ sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)
- $T = CLKX period = (1 + CLKGDV) * S$
- $H = CLKX$ high pulse width = $(CLKGDV/2 + 1) * S$ if CLKGDV is even
	- $=$ (CLKGDV + 1)/2 $*$ S if CLKGDV is odd or zero

$$
L = CLKX
$$
low pulse width = (CLKGDV/2) * S if CLKGDV is even

- = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
- ¶ FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

 $CLKXM = FSXM = 1$, $CLKRM = FSRM = 0$ for master McBSP

 $CLKXM = CLKRM = FSKM = FSRM = 0$ for slave McBSP

FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

Figure 33. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0

timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 0†‡ (see Figure 34)

† The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use $P = 6$ ns.

‡ For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

switching characteristics for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 0†‡ (see Figure 34)

*This parameter is not tested.

 \dagger The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use $P = 6$ ns.

 \ddagger For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

 $§ S =$ sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

 $=$ sample rate generator input clock $= P_{\text{c}}$ clks if CLKSM $= 0$ (P_{_}clks $=$ CLKS period)

 $T = CLKX period = (1 + CLKGDV) * S$

 $H = CLKX$ high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

 $=$ (CLKGDV + 1)/2 $*$ S if CLKGDV is odd or zero

 $L = CLKX$ low pulse width = (CLKGDV/2) $*$ S if CLKGDV is even

 $=$ (CLKGDV + 1)/2 $*$ S if CLKGDV is odd or zero

¶ FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

 $CLKXM = FSXM = 1$, $CLKRM = FSRM = 0$ for master McBSP

 $CLKXM = CLKRM = FSSM = FSRM = 0$ for slave McBSP

FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).

Figure 34. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1†‡ (see Figure 35)

 \dagger The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use $P = 6$ ns.

‡ For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

switching characteristics for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1†‡ (see Figure 35)

*This parameter is not tested.

 \dagger The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use $P = 6$ ns.

‡ For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

 $§ S =$ sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

 $=$ sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

 $T = CLKX$ period = $(1 + CLKGDV) * S$

 $H = CLKX$ high pulse width = (CLKGDV/2 + 1) $*$ S if CLKGDV is even

 $=$ (CLKGDV + 1)/2 $*$ S if CLKGDV is odd or zero

 $L = CLKX$ low pulse width = (CLKGDV/2) $*$ S if CLKGDV is even

 $=$ (CLKGDV + 1)/2 $*$ S if CLKGDV is odd or zero

¶ FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

 $CLKXM = FSXM = 1$, $CLKRM = FSRM = 0$ for master McBSP

 $CLKXM = CLKRM = FSSM = FSRM = 0$ for slave McBSP

FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1†‡ (see Figure 36)

 \dagger The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use $P = 6$ ns.

‡ For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

switching characteristics for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1†‡ (see Figure 36)

*This parameter is not tested.

 \dagger The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use $P = 6$ ns.

 \ddagger For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

 $§ S =$ sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

 $=$ sample rate generator input clock $= P_{\text{c}}$ clks if CLKSM $= 0$ (P_{_}clks $=$ CLKS period)

 $T = CLKX period = (1 + CLKGDV) * S$

 $H = CLKX$ high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

 $=$ (CLKGDV + 1)/2 $*$ S if CLKGDV is odd or zero

- $L = CLKX$ low pulse width = (CLKGDV/2) $*$ S if CLKGDV is even
	- $=$ (CLKGDV + 1)/2 $*$ S if CLKGDV is odd or zero

¶ FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

 $CLKXM = FSXM = 1$, $CLKRM = FSRM = 0$ for master McBSP

 $CLKXM = CLKRM = FSSM = FSRM = 0$ for slave McBSP

FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).

Figure 36. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

DMAC, TIMER, POWER-DOWN TIMING

switching characteristics for DMAC outputs (see Figure 37)

Figure 37. DMAC Timing

timing requirements for timer inputs (see Figure 38)†

 \uparrow P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

switching characteristics for timer outputs (see Figure 38)

Figure 38. Timer Timing

switching characteristics for power-down outputs (see Figure 39)

Figure 39. Power-Down Timing

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

JTAG TEST-PORT TIMING

timing requirements for JTAG test port (see Figure 40)

switching characteristics for JTAG test port (see Figure 40)

*This parameter is not tested.

SGUS060A − DECEMBER 2007 − REVISED JULY 2009

PACKAGE CHARACTERISTICS

thermal resistance characteristics (S-CBGA and S-CLGA packages)

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SM320C6701, SMJ320C6701 :

- Catalog : [TMS320C6701, TMS320C6701](http://focus.ti.com/docs/prod/folders/print/tms320c6701.html)
- Enhanced Product : [SM320C6701-EP](http://focus.ti.com/docs/prod/folders/print/sm320c6701-ep.html)
- Military : [SMJ320C6701](http://focus.ti.com/docs/prod/folders/print/smj320c6701.html)
- _● Space : <mark>[SMJ320C6701-SP](http://focus.ti.com/docs/prod/folders/print/smj320c6701-sp.html)</mark>

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

TEXAS NSTRUMENTS

www.ti.com 23-Jun-2023

TRAY

Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

ZMB (S-CLGA-N429)

CERAMIC LAND GRID ARRAY

- This drawing is subject to change without notice. **B.**
- C. Flip chip application only.
- D. All Ball Pads are Gold plated.

MECHANICAL DATA

MCBG004A – SEPTEMBER 1998 – REVISED JANUARY 2002

GLP (S-CBGA-N429) CERAMIC BALL GRID ARRAY

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-156
- D. Flip chip application only

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated