











TPS54311, TPS54312, TPS54313 TPS54314, TPS54315, TPS54316

SLVS416C - FEBRUARY 2002-REVISED JANUARY 2015

TPS5431x 3-V to 6-V Input, 3-A Output Synchronous Buck PWM Switcher With Integrated FETs (SWIFT™)

Features

- 60-mΩ, MOSFET Switches for High Efficiency at 3-A Continuous Output Source and Sink Current
- 0.9-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V Fixed Output Voltage Devices With 1.0% Initial Accuracy
- Internally Compensated for Low Parts Count
- Fast Transient Response
- Wide PWM Frequency Fixed 350 kHz, 550 kHz or Adjustable 280 kHz to 700 kHz
- Load Protected by Peak Current Limit and Thermal Shutdown
- Integrated Solution Reduces Board Area and **Total Cost**

2 Applications

- Low-Voltage, High-Density Systems With Power Distributed at 5 V or 3.3 V
- Point of Load Regulation for High Performance DSPs, FPGAs, ASICs and Microprocessors
- Broadband, Networking and Optical Communications Infrastructure
- Portable Computing/Notebook PCs

3 Description

As members of the SWIFT™ family of DC - DC regulators, the TPS54311, TPS54312, TPS54313, TPS54314, TPS54315 and TPS54316 low-inputvoltage high-outputcurrent synchronous-buck PWM converters integrate all required active components. Included on the substrate with the listed features are a true, high performance, voltage error amplifier that provides high performance under transient conditions; an undervoltage-lockout circuit to prevent start-up until the input voltage reaches 3 V; an internally and externally set slow-start circuit to limit in-rush currents; and a powergood output useful for processor/logic reset, fault signaling, and supply sequencing.


The TPS54311, TPS54312, TPS54313, TPS54314, TPS54315 and TPS54316 devices are available in a enhanced thermally 20-pin HTSSOP (PWP) PowerPAD™ package, which eliminates bulky heatsinks. TI provides evaluation modules and the SWIFT designer software tool to aid in quickly achieving high-performance power supply designs to meet aggressive equipment development cycles.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	OUTPUT VOLTAGE		
TPS54311		0.9 V		
TPS54312	HTSSOP (20)	1.2 V		
TPS54313		1.5 V		
TPS54314		1.8 V		
TPS54315		2.5 V		
TPS54316		3.3 V		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic



Efficiency vs Load Current






Table of Contents

1	Features 1	7.4 Device Functional Modes	12
2	Applications 1	8 Application and Implementation	13
3	Description 1	8.1 Application Information	13
4	Revision History2	8.2 Typical Application	13
5	Pin Configuration and Functions3	9 Power Supply Recommendations	16
6	Specifications4	10 Layout	16
•	6.1 Absolute Maximum Ratings 4	10.1 Layout Guidelines	16
	6.2 Recommended Operating Conditions	10.2 Layout Example	17
	6.3 Thermal Information	10.3 Thermal Considerations	17
	6.4 Dissipation Ratings	11 Device and Documentation Support	18
	6.5 Electrical Characteristics	11.1 Documentation Support	18
	6.6 Typical Characteristics	11.2 Related Links	18
7	Detailed Description9	11.3 Trademarks	18
•	7.1 Overview	11.4 Electrostatic Discharge Caution	18
	7.2 Functional Block Diagram9	11.5 Glossary	18
	7.3 Feature Description	12 Mechanical, Packaging, and Orderable Information	18

4 Revision History


Changes from Revision B (April 2005) to Revision C

Page

Added Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical,



5 Pin Configuration and Functions



NC - No internal connection

Pin Functions

PIN	l	DESCRIPTION				
NAME	NO.	DESCRIPTION				
AGND	1	Analog ground. Return for compensation network/output divider, slow-start capacitor, VBIAS capacitor, RT resistor and FSEL pin. Make PowerPAD connection to AGND.				
BOOT	5	Bootstrap input. 0.022-μF to 0.1-μF low-ESR capacitor connected from BOOT to PH generates floating drive for the high-side FET driver.				
FSEL	19	Frequency select input. Provides logic input to select between two internally set switching frequencies.				
NC	3	No connection				
PGND	11-13	Power ground. High current return for the low-side driver and power MOSFET. Connect PGND with large copper areas to the input and output supply returns, and negative terminals of the input and output capacitors.				
PH	6-10	Phase input/output. Junction of the internal high and low-side power MOSFETs, and output inductor.				
PWRGD	4	Powergood open-drain output. Hi-Z when VSENSE ≥ 90% V _{ref} , otherwise PWRGD is low. Note that output is low when SS/ENA is low or internal shutdown signal active.				
RT	20	Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency, f _s .				
SS/ENA	18	Slow-start/enable input/output. Dual function pin which provides logic input to enable/disable device operation and capacitor input to externally set the start-up time.				
VBIAS	17	Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a high quality, low ESR 0.1-μF to 1.0-μF ceramic capacitor.				
VIN	14-16	Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to PGND pins close to device package with a high quality, low ESR 1-µF to 10-µF ceramic capacitor.				
VSENSE	2	Error amplifier inverting input. Connect directly to output voltage sense point.				



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	1 3 1	,		MIN	MAX	UNIT
		VIN, SS/ENA, SYNC		-0.3	7	V
\/	Input voltage	RT		-0.3	6	>
VI	Input voltage	VSENSE		-0.3	4	V
		BOOT		-0.3	17	V
\/	V _O Output voltage	VBIAS, PWRGD, COMP		-0.3	7	٧
VO		PH		-0.6	10	٧
	0	PH		Internally	Limited	V
IO	Source current	COMP, VBIAS			6	mA
		PH			6	Α
Is	Sink current	COMP			6	mA
		SS/ENA, PWRGD			10	mA
	Voltage differential	AGND to PGND			±0.3	>
T_{J}	Operating virtual junction	n temperature		-40	125	လ ိ
T _{stg}	Storage temperature			-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{I}	Input voltage range	3	6	V
T_J	Operating junction temperature	-40	125	°C

6.3 Thermal Information (1)

	THERMAL METRIC ⁽²⁾	TPS5431x	UNIT
	I THERMAL METRIC (**)		UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	26.0	°C // //
	Junction-to-ambient thermal resistance (without solder on PowerPad)	57.5	°C/W

- (1) Test board conditions:
 - (a) 3 inches x 3 inches, 2 layers, Thickness 0.062 inch
 - (b) 1.5 oz copper traces located on the top of the PCB
 - (c) 1.5 oz copper plane on the bottom of the PCB
 - (d) Ten thermal vias (see recommended land pattern)
- (2) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.4 Dissipation Ratings⁽¹⁾⁽²⁾

PACKAGE	T _A = 25 °C POWER RATING	T _A = 70 °C POWER RATING	T _A = 85 °C POWER RATING	UNIT
20-Pin PWP with solder	3.85 ⁽³⁾	2.12	1.54	W
20-pin PWP without solder	1.73	0.96	0.69	W

- (1) For more information on the PWP package, refer to TI technical brief, SLMA002
- (2) Test board conditions:
 - (a) 3 inches x 3 inches, 2 layers, Thickness 0.062 inch
 - (b) 1.5 oz copper traces located on the top of the PCB
 - (c) 1.5 oz copper plane on the bottom of the PCB
 - (d) Ten thermal vias (see recommended land pattern)
- (3) Maximum power dissipation may be limited by overcurrent protection



6.5 Electrical Characteristics

 $T_J = -40$ °C to 125°C, VIN = 3 V to 6 V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y VOLTAGE, VIN						
VIN	Input voltage range			3		6	V
			f _s = 350 kHz, FSEL ≤ 0.8 V, RT open		6.2	9.6	
$I_{(Q)}$	Quiescent current		f _s = 550 kHz, FSEL ≤ 2.5 V, RT open, Phase pin open		8.4	12.8	mA
(4)	-/		Shutdown, SS/ENA = 0 V		1	1.4	
UNDER	VOLTAGE LOCK OUT						
	Start threshold voltage)			2.95	3.0	V
	Stop threshold voltage			2.70	2.80		V
UVLO	Hysteresis voltage			0.14	0.16		V
	Rising and falling edge	e deglitch (1)			2.5		μs
BIAS V	OLTAGE	<u> </u>					
	Output voltage		$I_{\text{(VBIAS)}} = 0$	2.70	2.80	2.90	V
VBIAS	Output current ⁽²⁾		(VBINO)			100	μA
OUTPU	T VOLTAGE						I
			T _J = 25°C, VIN = 5 V		0.9		
		TPS54311	$3 \text{ V} \le \text{VIN} \le 6 \text{ V}, 0 \le \text{I}_{\text{L}} \le 3 \text{ A}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$	-2.5%		2.5%	V
			T _J = 25°C, VIN = 5 V		1.2		V
		TPS54312	$3 \text{ V} \le \text{VIN} \le 6 \text{ V}, 0 \le \text{I}_{\text{L}} \le 3 \text{ A}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$	-2.5%		2.5%	
	Output voltage TPS54313 TPS54314	TPS54313	T _{.1} = 25°C, VIN = 5 V		1.5	_,,,,	V
			$3 \text{ V} \le \text{VIN} \le 6 \text{ V}, 0 \le \text{I}_{\text{L}} \le 3 \text{ A}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$	-2.5%		2.5%	
V_{O}			T _J = 25°C, VIN = 5 V		1.8	_,,,,	
		$3 \text{ V} \le \text{VIN} \le 6 \text{ V}, 0 \le \text{I}_{\text{L}} \le 3 \text{ A}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$	-2.5%		2.5%	V	
			T _J = 25°C, VIN = 5 V		2.5	_,,,,	
		TPS54315	$3 \text{ V} \le \text{VIN} \le 6 \text{ V}, 0 \le \text{I}_{\text{L}} \le 3 \text{ A}, -40^{\circ} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$	-2.5%		2.5%	V
			T _J = 25°C, VIN = 5 V		3.3	_,,,,	
		TPS54316	4 V ≤ VIN ≤ 6 V, 0 ≤ I _L ≤ 3 A, −40° ≤ T _J ≤ 125°C	-2.5%		2.5%	V
REGUL	ATION			2.070		2.070	
	Line regulation (1)(3)		I _L = 3 A, 350 ≤ fs ≤ 550 kHz, T _J = 85°C		0.21		%/V
	Load regulation (1)(3)		$I_L = 0 \text{ A to } 3 \text{ A}, 350 \le f_s \le 550 \text{ kHz}, T_J = 85^{\circ}\text{C}$		0.21		%/A
OSCILL			The second secon				
			FSEL ≤ 0.8 V, RT open	280	350	420	
	Internally set-free runn	ing frequency	FSEL ≥ 2.5 V, RT open	440	550	660	kHz
			RT = 180 k Ω (1% resistor to AGND) ⁽¹⁾	252	280	308	
	Externally set-free run	ning	RT = $100 \text{ k}\Omega$ (1% resistor to AGND)	460	500	540	kHz
	frequency range		RT = $68 \text{ k}\Omega (1\% \text{ resistor to AGND})^{(1)}$	663	700	762	
	High level threshold vo	oltage at	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	2.5			V
	Low level threshold vo	Itage at FSFI				0.8	V
	Ramp valley ⁽¹⁾				0.75	0.0	V
	Ramp amplitude (peak	(-to-peak) ⁽¹⁾			1		V
	Minimum controllable				ı	200	ns
	Maximum duty cycle ⁽¹			90%		_00	.10

⁽¹⁾ Specified by design

⁽²⁾ Static resistive loads only

⁽³⁾ Specified by the circuit used in Figure 10.



Electrical Characteristics (continued)

 $T_J = -40$ °C to 125°C, VIN = 3 V to 6 V (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ERROR	RAMPLIFIER						
	Error amplifier open lo	oop voltage			26		dB
	Error amplifier unity g bandwidth ⁽⁴⁾	ain		3	5		MHz
PWM C	OMPARATOR						
	PWM comparator pro time, PWM comparate pin (excluding dead ti	or input to PH	10-mV overdrive ⁽⁴⁾		70	85	ns
SLOW-S	START/ENABLE						
	Enable threshold volta	age, SS/ENA		0.82	1.20	1.40	V
	Enable hysteresis vol SS/ENA ⁽⁴⁾				0.03		V
	Falling edge deglitch,	SS/ENA ⁽⁴⁾			2.5		μs
		TPS54311		2.6	3.3	4.1	-
		TPS54312		3.5	4.5	5.4	
	Internal slow-start	TPS54313		4.4	5.6	6.7	ms
	time ⁽⁴⁾	TPS54314		2.6	3.3	4.1	
		TPS54315		3.6	4.7	5.6	
		TPS54316		4.7	6.1	7.6	
	Charge current, SS/ENA		SS/ENA = 0V	3	5	8	μΑ
	Discharge current, SS/ENA		SS/ENA = 0.2 V, V _I = 1.5 V	1.5	2.3	4	mA
POWER	RGOOD			•		•	
	Powergood threshold	voltage	VSENSE falling		90		$%V_{ref}$
	Powergood hysteresis	s voltage ⁽⁴⁾			3		%V _{ref}
	Powergood falling edg	ge deglitch ⁽⁴⁾			35		μs
	Output saturation volt	age, PWRGD	I _(sink) = 2.5 mA		0.18	0.30	V
	Leakage current, PW	RGD	V _I = 5.5 V			1	μΑ
CURRE	NT LIMIT		•	•		•	
	0		V _I = 3 V, output shorted ⁽⁴⁾	42	6.5		
	Current limit		V _I = 6 V, output shorted ⁽⁴⁾	4.5	7.5		Α
	Current limit leading e time (4)	edge blanking			100		ns
	Current limit total response time ⁽⁴⁾				200		ns
THERM	IAL SHUTDOWN		•	· '			
	Thermal shutdown trip point ⁽⁴⁾			135	150	165	0.2
	THEITHAI SHULUOWH III						°C
	Thermal shutdown hy				10		Ū
OUTPU					10		
OUTPU	Thermal shutdown hy	rsteresis (4)	V _I = 6 V ⁽⁵⁾		10 59	88	mΩ

⁽⁴⁾ Specified by design

⁽⁵⁾ Matched MOSFETs, low side $r_{DS(on)}$ production tested, high side $r_{DS(on)}$ specified by design.




6.6 Typical Characteristics





Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

As members of the SWIFTTM family of DC - DC regulators, the TPS54311, TPS54312, TPS54313, TPS54314, TPS54315, and TPS54316 low-input-voltage high-outputcurrent synchronous-buck PWM converters integrate all required active components. Included on the substrate with the listed features are a true, high performance, voltage error amplifier that provides high performance under transient conditions; an undervoltage-lockout circuit to prevent start-up until the input voltage reaches 3 V; an internally and externally set slow-start circuit to limit inrush currents; and a powergood output useful for processor/logic reset, fault signaling, and supply sequencing.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Undervoltage Lock Out (UVLO)

The TPS5431x incorporates an UVLO circuit to keep the device disabled when the input voltage (VIN) is insufficient. During power up, internal circuits are held inactive until VIN exceeds the nominal UVLO threshold voltage of 2.95 V. Once the UVLO start threshold is reached, device start-up begins. The device operates until VIN falls below the nominal UVLO stop threshold of 2.8 V. Hysteresis in the UVLO comparator, and a 2.5-µs rising and falling edge deglitch circuit reduce the likelihood of shutting the device down due to noise on VIN.



Feature Description (continued)

7.3.2 Slow-Start/Enable (SS/ENA)

The slow-start/enable pin provides two functions; first, the pin acts as an enable (shutdown) control by keeping the device turned off until the voltage exceeds the start threshold voltage of approximately 1.2 V. When SS/ENA exceeds the enable threshold, device start up begins. The reference voltage fed to the error amplifier is linearly ramped up from 0 V to 0.891 V in 3.35 ms. Similarly, the converter output voltage reaches regulation in approximately 3.35 ms. Voltage hysteresis and a 2.5-µs falling edge deglitch circuit reduce the likelihood of triggering the enable due to noise.

Table 1. Device Startup Times

DEVICE	OUTPUT VOLTAGE	SLOW-START
TPS54311	0.9 V	3.3 ms
TPS54312	1.2 V	4.5 ms
TPS54313	1.5 V	5.6 ms
TPS54314	1.8 V	3.3 ms
TPS54315	2.5 V	4.7 ms
TPS54316	3.3 V	6.1 ms

The second function of the SS/ENA pin provides an external means of extending the slow-start time with a low-value capacitor connected between SS/ENA and AGND. Adding a capacitor to the SS/ENA pin has two effects on start-up. First, a delay occurs between release of the SS/ENA pin and start up of the output. The delay is proportional to the slow-start capacitor value and lasts until the SS/ENA pin reaches the enable threshold. The start-up delay is approximately:

$$t_{d} = C_{(SS)} \times \frac{1.2 \text{ V}}{5 \mu A} \tag{1}$$

Second, as the output becomes active, a brief ramp up at the internal slow-start rate may be observed before the externally set slow-start rate takes control and the output rises at a rate proportional to the slow-start capacitor. The slow-start time set by the capacitor is approximately:

$$t_{(SS)} = C_{(SS)} \times \frac{0.7 \text{ V}}{5 \text{ } \mu\text{A}} \tag{2}$$

The actual slow-start time is likely to be less than the above approximation due to the brief ramp up at the internal rate

7.3.3 VBIAS Regulator (VBIAS)

The VBIAS regulator provides internal analog and digital blocks with a stable supply voltage over variations in junction temperature and input voltage. A high quality, low-ESR, ceramic bypass capacitor is required on the VBIAS pin. X7R or X5R grade dielectrics are recommended because their values are more stable over temperature. The bypass capacitor should be placed close to the VBIAS pin and returned to AGND. External loading on VBIAS is allowed, with the caution that internal circuits require a minimum VBIAS of 2.70 V, and external loads on VBIAS with ac or digital switching noise may degrade performance. The VBIAS pin may be useful as a reference voltage for external circuits.

7.3.4 Voltage Reference

The voltage reference system produces a precise V_{ref} signal by scaling the output of a temperature stable bandgap circuit. During manufacture, the bandgap and scaling circuits are trimmed to produce 0.891 V at the output of the error amplifier, with the amplifier connected as a voltage follower. The trim procedure adds to the high precision regulation of the TPS5431x, since it cancels offset errors in the scale and error amplifier circuits.



7.3.5 Oscillator and PWM Ramp

The oscillator frequency can be set to internally fixed values of 350 kHz or 550 kHz using the FSEL pin as a static digital input. If a different frequency of operation is required for the application, the oscillator frequency can be externally adjusted from 280 kHz to 700 kHz by connecting a resistor to the RT pin to ground and floating the FSEL pin. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

Switching Frequency =
$$\frac{100 \text{ k}\Omega}{\text{R}} \times 500 \text{ [kHz]}$$
 (3)

Table 2. Summary of the Frequency Selection Configurations

SWITCHING FREQUENCY	FSEL PIN	RT PIN
350 kHz, internally set	Float or AGND	Float
550 kHz, internally set	≥2.5 V	Float
Externally set 280 kHz to 700 kHz	Float	$R = 68 \text{ k}\Omega \text{ to } 180 \text{ k}\Omega$

7.3.6 Error Amplifier

The high performance, wide bandwidth, voltage error amplifier is gain limited to provide internal compensation of the control loop. The user is given limited flexibility in choosing output L and C filter components. Inductance values of 4.7 μ H to 10 μ H are typical and available from several vendors. The resulting designs exhibit good noise and ripple characteristics, along with exceptional transient response. Transient recovery times are typically in the range of 10 to 20 μ s.

7.3.7 PWM Control

Signals from the error amplifier output, oscillator, and current limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, OR gate, PWM latch, and portions of the adaptive dead-time and control logic block. During steady-state operation below the current limit threshold, the PWM comparator output and oscillator pulse train alternately reset and set the PWM latch. Once the PWM latch is set, the low-side FET remains on for a minimum duration set by the oscillator pulse duration. During this period, the PWM ramp discharges rapidly to its valley voltage. When the ramp begins to charge back up, the low-side FET turns off and high-side FET turns on. As the PWM ramp voltage exceeds the error amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side FET remains on until the next oscillator pulse discharges the PWM ramp

During transient conditions, the error amplifier output could be below the PWM ramp valley voltage or above the PWM peak voltage. If the error amplifier is high, the PWM latch is never reset and the high-side FET remains on until the oscillator pulse signals the control logic to turn the high-side FET off and the low-side FET on. The device operates at its maximum duty cycle until the output voltage rises to the regulation set-point, setting VSENSE to approximately the same voltage as V_{ref} . If the error amplifier output is low, the PWM latch is continually reset and the high-side FET does not turn on. The low-side FET remains on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS5431x is capable of sinking current continuously until the output reaches the regulation set-point.

If the current limit comparator trips for longer than 100 ns, the PWM latch resets before the PWM ramp exceeds the error amplifier output. The high-side FET turns off and low-side FET turns on to decrease the energy in the output inductor and consequently the output current. This process is repeated each cycle in which the current limit comparator is tripped.

7.3.8 Dead-Time Control and MOSFET Drivers

Adaptive dead-time control prevents shoot-through current from flowing in both N-channel power MOSFETs during the switching transitions by actively controlling the turnon times of the MOSFET drivers. The high-side driver does not turn on until the voltage at the gate of the low-side FET is below 2 V. The high-side and low-side drivers are designed with 300 mA source and sink capability to quickly drive the power MOSFETs gates. The low-side driver is supplied from VIN, while the high-side drive is supplied from the BOOT pin. A bootstrap circuit uses an external BOOT capacitor and internal $2.5-\Omega$ bootstrap switch connected between the VIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and reduces external component count.



7.3.9 Overcurrent Protection

The cycle by cycle current limiting is achieved by sensing the current flowing through the high-side MOSFET and differential amplifier and comparing it to the preset overcurrent threshold. The high-side MOSFET is turned off within 200 ns of reaching the current limit threshold. A 100-ns leading edge blanking circuit prevents false tripping of the current limit. Current limit detection occurs only when current flows from VIN to PH when sourcing current to the output filter. Load protection during current sink operation is provided by thermal shutdown.

7.3.10 Thermal Shutdown

The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the junction temperature exceeds 150°C. The device is released from shutdown when the junction temperature decreases to 10°C below the thermal shutdown trip point and starts up under control of the slow-start circuit. Thermal shutdown provides protection when an overload condition is sustained for several milliseconds. With a persistent fault condition, the device cycles continuously; starting up by control of the soft-start circuit, heating up due to the fault, and then shutting down upon reaching the thermal shutdown point.

7.3.11 Powergood (PWRGD)

The powergood circuit monitors for undervoltage conditions on VSENSE. If the voltage on VSENSE is 10% below the reference voltage, the open-drain PWRGD output is pulled low. PWRGD is also pulled low if VIN is less than the UVLO threshold, or SS/ENA is low, or thermal shutdown is asserted. When VIN = UVLO threshold, SS/ENA = enable threshold, and VSENSE > 90% of Vref, the open-drain output of the PWRGD pin is high. A hysteresis voltage equal to 3% of V_{ref} and a 35- μ s falling edge deglitch circuit prevent tripping of the powergood comparator due to high frequency noise.

7.4 Device Functional Modes

7.4.1 Continuous Conduction Mode

The TPS5431x devices operate in continuous conduction mode, i.e. the low-side MOSFET runs fully complimentary to the high-side MOSFET regardless of output current.

7.4.2 Switching Frequency Selection/Synchronization

Depending on the configuration of the RT and SYNC pins, the TPS5431x can be configured to switch at 350 kHz, or 550 kHz without external components, or any frequency between 280 kHz and 700 kHz as configured by a resistor from the RT pin to ground. The TPS54310 can also be synchronized to an external clock using the SYNC pin. See Table 2 for more information.

Submit Documentation Feedback



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS5431x devices are 3-V to 6-V integrated FET synchronous buck converters. They are used to convert a DC input voltage on the VIN pins to a lower output voltage at 3 A maximum output current.

8.2 Typical Application

Figure 10 shows the schematic diagram for a typical TPS54314 application. The TPS54314 (U1) can provide up to 3 A of output current at a nominal output voltage of 1.8 V. For proper thermal performance, the PowerPAD underneath the TPS54314 integrated circuit needs to be soldered to the printed circuit board.




Figure 10. TPS54314 Schematic

8.2.1 Design Requirements

The design requirements for this example are listed in Table 3.

Table 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
DC Input Voltage Range	3 V – 6 V
DC Output Voltage	1.8 V
DC Output Current Range	0 – 3 A
Output Voltage Ripple	20 mV
Load Transient Output Deviation	±80 mV

8.2.2 Detailed Design Procedure

8.2.2.1 Component Selection

The values for the components used in this design example were selected using the SWIFT designer software tool. SWIFT designer provides a complete design environment for developing dc-dc converters using the TPS54314, or other devices in the SWIFT product family. Additional design information is available at www.ti.com.



8.2.2.2 Input Voltage

The input to the circuit is a nominal 5 VDC, applied at J1. The optional input filter (C2) is a 220-µF POSCAP capacitor, with a maximum allowable ripple current of 3 A. C8 is the decoupling capacitor for the TPS54314 and must be located as close to the device as possible.

8.2.2.3 Feedback Circuit

The output voltage of the converter is fed directly into the VSENSE pin of the TPS54314. The TPS54314 is internally compensated to provide stability of the output under varying line and load conditions.

8.2.2.4 Operating Frequency

In the application circuit, a 700 kHz operating frequency is selected by leaving FSEL open and connecting a 71.5 $k\Omega$ resistor between the RT pin and AGND. Different operating frequencies may be selected by varying the value of R3 using Equation 4:

$$R = \frac{500 \text{ kHz}}{\text{SwitchingFrequency}} \times 100 \text{ k}\Omega$$
(4)


Alternately, a preset operating frequency of 350 kHz or 550 kHz can be selected by leaving RT open and connecting the FSEL pin to AGND or VIN respectively.

8.2.2.5 Output Filter


The output filter is composed of a 5.2- μ H inductor and 470- μ F capacitor. The inductor is a low-DC resistance (16- $m\Omega$) type, Sumida CDRH104R-5R2. The capacitor used is a 4-V POSCAP with a maximum ESR of 40 $m\Omega$.

The output filter components work with the internal compensation network to provide a stable closed loop response for the converter.

8.2.3 Application Curves









9 Power Supply Recommendations

The TPS5431x devices are designed to operate from an input supply from 3 V to 6 V on the VIN pins. This supply must be well regulated and properly bypassed for proper operation of the TPS5431x converter. Additionally, the VBIAS pin must have good local bypassing for noise performance. See the recommendations in *Layout* and *Pin Configuration and Functions* for more information.

10 Layout


10.1 Layout Guidelines

Figure 18 shows a generalized PCB layout guide for the TPS5431x.

- The VIN pins should be connected together on the printed circuit board (PCB) and bypassed with a low ESR ceramic bypass capacitor. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the TPS5431x ground pins. The minimum recommended bypass capacitance is 10-μF ceramic with a X5R or X7R dielectric and the optimum placement is closest to the VIN pins and the PGND pins.
- The TPS5431x has two internal grounds (analog and power). Inside the TPS5431x, the analog ground ties to all of the noise sensitive signals, while the power ground ties to the noisier power signals. Noise injected between the two grounds can degrade the performance of the TPS5431x, particularly at higher output currents. Ground noise on an analog ground plane can also cause problems with some of the control and bias signals. For these reasons, separate analog and power ground traces are recommended. There should be an area of ground one the top layer directly under the IC, with an exposed area for connection to the PowerPAD. Use vias to connect this ground area to any internal ground planes. Use additional vias at the ground side of the input and output filter capacitors as well. The AGND and PGND pins should be tied to the PCB ground by connecting them to the ground area under the device as shown. The only components that should tie directly to the power ground plane are the input capacitors, the output capacitors, the input voltage decoupling capacitor, and the PGND pins of the TPS5431x. Use a separate wide trace for the analog ground signal path. This analog ground should be used for the timing resistor RT, slow-start capacitor and bias capacitor grounds. Connect this trace directly to AGND (pin 1).
- The PH pins should be tied together and routed to the output inductor. Since the PH connection is the switching node, inductor should be located very close to the PH pins and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- Connect the boot capacitor between the phase node and the BOOT pin as shown. Keep the boot capacitor close to the IC and minimize the conductor trace lengths.
- Connect the output filter capacitor(s) as shown between the VOUT trace and PGND. It is important to keep the loop formed by the PH pins, Lout, Cout and PGND as small as practical.
- Connect the output of the circuit directly to the VSENSE pin. Do not place this trace too close to the PH trace.
 Do to the size of the IC package and the device pinout, they will have to be routed somewhat close, but maintain as much separation as possible while still keeping the layout compact.
- Connect the bias capacitor from the VBIAS pin to analog ground using the isolated analog ground trace. If a slow-start capacitor or RT resistor is used, or if the SYNC pin is used to select 350-kHz operating frequency, connect them to this trace as well.



10.2 Layout Example



O VIA to Ground Plane

Figure 18. TPS5431x PCB Layout

10.3 Thermal Considerations

For operation at full rated load current, the analog ground plane must provide adequate heat dissipating area. A 3 inch by 3 inch plane of 1 ounce copper is recommended, though not mandatory, depending on ambient temperature and airflow. Most applications have larger areas of internal ground plane available, and the PowerPAD should be connected to the largest area available. Additional areas on the top or bottom layers also help dissipate heat, and any area available should be used when 3 A or greater operation is desired. Connection from the exposed area of the PowerPAD to the analog ground plane layer should be made using 0.013 inch diameter vias to avoid solder wicking through the vias. Six vias should be in the PowerPAD area with four additional vias located under the device package. The size of the vias under the package, but not in the exposed thermal pad area, can be increased to 0.018. Additional vias beyond the ten recommended that enhance thermal performance should be included in areas not under the device package.




Figure 19. Recommended Land Pattern for 20-Pin PWP PowerPAD



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

11.1.1.1 Related DC - DC Products

- TPS40000—Low-input, voltage-mode synchronous buck controller
- TPS759xx—7.5-A low dropout regulator
- PT6440 series—6-A plugin modules

11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS54311	Click here	Click here	Click here	Click here	Click here
TPS54312	Click here	Click here	Click here	Click here	Click here
TPS54313	Click here	Click here	Click here	Click here	Click here
TPS54314	Click here	Click here	Click here	Click here	Click here
TPS54315	Click here	Click here	Click here	Click here	Click here
TPS54316	Click here	Click here	Click here	Click here	Click here

11.3 Trademarks

SWIFT, PowerPAD are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback



www.ti.com 2-Aug-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS54311PWP	NRND	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS54311	
TPS54312PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS54312	Samples
TPS54312PWPRG4	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS54312	Samples
TPS54313PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS54313	Samples
TPS54314PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS54314	Samples
TPS54314PWPRG4	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS54314	Samples
TPS54315PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS54315	Samples
TPS54316PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS54316	Samples
TPS54316PWPRG4	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS54316	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM

www.ti.com 2-Aug-2023

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS54311, TPS54312, TPS54313, TPS54314, TPS54315, TPS54316:

• Enhanced Product: TPS54311-EP, TPS54312-EP, TPS54313-EP, TPS54314-EP, TPS54315-EP, TPS54316-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54312PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS54313PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS54314PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS54315PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS54316PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com 3-Aug-2023



*All dimensions are nominal

7 til dilliolollollo di o mominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54312PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS54313PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS54314PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS54315PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS54316PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS54311PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5

PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-15/AO 01/16

NOTE: A. All linear dimensions are in millimeters

<u>/A</u> Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated