
SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

- Low Supply-Voltage
 Operation . . . V_{CC} = ±1 V Min
- Wide Bandwidth . . . 7 MHz Typ at V_{CC}± = ±2.5 V
- High Slew Rate ... 3 V/μs Typ at V_{CC}± = ±2.5 V
- Wide Output Voltage Swing . . . \pm 2.4 V Typ at V_{CC} \pm = \pm 2.5 V, R_L = 10 k Ω
- Low Noise ... 8 nV/ \sqrt{Hz} Typ at f = 1 kHz

description/ordering information

The TLV236x devices are high-performance dual operational amplifiers built using an original Texas Instruments bipolar process. These devices can be operated at a very low supply



TLV2362...D, DGK, P, PS, OR PW PACKAGE (TOP VIEW)

10UT [1IN- [1	U	8] V _{CC+}] 2OUT
1IN+	2		7 6	2001 21N-
V _{CC-}	4		5] 2IN+
			_	

voltage (±1 V), while maintaining a wide output swing. The TLV236x devices offer a dramatically improved dynamic range of signal conditioning in low-voltage systems. The TLV236x devices also provide higher performance than other general-purpose operational amplifiers by combining higher unity-gain bandwidth and faster slew rate. With their low distortion and low-noise performance, these devices are well suited for audio applications.

ORDERING INFORMATION

T _A	PACKAGE	<u>t</u>	ORDERABLE PART NUMBER	TOP-SIDE MARKING [‡]	
000 40 7000		Reel of 3000	TLV2361CDBVR	VOD	
–0°C to 70°C	SOT-23-5 (DBV)	Reel of 250	TLV2361CDBVT	YC3_	
		Reel of 3000	TLV2361IDBVR	VOI	
	SOT-23-5 (DBV)	Reel of 250	TLV2361IDBVT	YC4_	
	MSOP/VSSOP (DGK)	Reel of 2500	TLV2362IDGKR	YBS	
	PDIP (P)	Tube of 50	TLV2362IP	TLV2362IP	
–40°C to 85°C		Tube of 75	TLV2362ID	00001	
	SOIC (D)	Reel of 2500	TLV2362IDR	23621	
	SOP (PS)	Reel of 2000	TLV2362IPSR	TY2362	
		Tube of 150	TLV2362IPW	TV0000	
	TSSOP (PW)	Reel of 2000	TLV2362IPWR	TY2362	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

[‡] DBV: The actual top-side marking has one additional character that designates the wafer fab/assembly site.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2007, Texas Instruments Incorporated

SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

equivalent schematic (each amplifier)



ACTUAL DEVICE		NT COUNT
COMPONENT	TLV2361	TLV2362
Transistors	30	46
Resistors	6	11
Diodes	1	1
Capacitors	2	4
JFET	1	1



SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

DGK package P package PS package	$\begin{array}{c} -3.5 \text{ V} \\ \pm 3.5 \text{ V} \\ \hline \\ V_{CC} \pm \\ \pm 3.5 \text{ V} \\ 20 \text{ mA} \\ \hline \\ 0 \text{ mA} \\ \hline \hline \\ 0 \text{ mA} \\ \hline \\ 0 \text{ mA} \\ \hline \\ 0 \text{ mA} \\ \hline \hline \\ 0 \text{ mA} \\ \hline \hline \hline \\ 0 \text{ mA} \\ \hline \hline \\ 0 \text{ mA} \\ \hline \hline \hline \\ 0 \text$
--	---

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-}

2. Differential voltages are at IN+ with respect to IN-.

3. All input voltage values must not exceed V_{CC}. 4. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Selecting the maximum of 150°C can affect reliability.

5. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	±1	±2.5	V
-	TLV2361C	0	70	ŝ
IA	Operating free-air temperature TLV2361I, TLV2362I	-40	85	-0



SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

TLV2361 and TLV2362 electrical characteristics, $V_{CC}\pm$ = ±1.5 V (unless otherwise noted)

	PARAMETER	Т	EST CONDITIONS		T _A	MIN	ТҮР	MAX	UNIT		
.v.	Innut offect veltere	N O			25°C		1	6			
V _{IO}	Input offset voltage	V _O = 0,	$V_{IC} = 0$	Full range			7.5	mV			
	Innut officiat quirrant	V O	N/ O	25°C		5	100				
IIO	Input offset current	V _O = 0,	$V_{IC} = 0$		Full range			150	nA		
	Input biog ourrent	V O	V 0		25°C		20	150	ŝ		
I _{IB}	Input bias current	V _O = 0,	$V_{IC} = 0$		Full range			250	nA		
v	Common-mode input	1)/ 1 < 7 5 m)/			25°C	±0.5			V		
V _{IC}	voltage	$ V_{IO} \le 7.5 \text{ mV}$			Full range	±0.5			v		
м.	Maximum positive-peak	$R_L = 10 \ k\Omega$		25°C	1.2	1.4		v			
V _{OM} +	output voltage	$R_L \ge 10 \ k\Omega$			Full range	1.2			v		
	Maximum negative-peak	$R_L = 10 \ k\Omega$			25°C	-1.2	-1.4		v		
V _{OM} –	output voltage	$R_L \ge 10 \ k\Omega$			Full range	-1.2			v		
	Supply current	N 0			25°C		1.4	2.25	mA		
I _{CC}	(per amplifier)	V _O = 0,	No load		Full range			2.75	mA		
	Large-signal differential	V IAV		TLV2361	0500	60	80		5		
A _{VD}	voltage amplification	$V_{O} = \pm 1 V$,	$R_L = 10 \ k\Omega$	TLV2362	25°C		55		dB		
CMRR	Common-mode rejection ratio	$V_{IC} = \pm 0.5 V$		25°C		75		dB			
k _{SVR}	Supply-voltage rejection ratio	$V_{CC} \pm = \pm 1.5 V$	to ±2.5 V		25°C		80		dB		

TLV2361 and TLV2362 operating characteristics, $V_{CC}\pm$ = ± 1.5 V, T_{A} = $25^{\circ}C$

	PARAMETER		TEST CONDITIONS		TYP	UNIT
SR	Slew rate	$A_V = 1$,	V _I = ±0.5 V		2.5	V/µs
B ₁	Unity-gain bandwidth	A _V = 40,	$R_L = 10 \ k\Omega$,	C _L = 100 pF	6	MHz
Vn	Equivalent input noise voltage	R _S = 100 Ω,	R _F = 10 kΩ,	f = 1 kHz	9	nV/\sqrt{Hz}



SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

	PARAMETER	Т	EST CONDITIONS	T _A	MIN	ТҮР	MAX	UNIT		
	have the first such as	N 0			25°C		1	6		
V _{IO}	Input offset voltage	V _O = 0,	$V_{IC} = 0$		Full range			7.5	mV	
I _{IO} Input offset current		N O	N O		25°C		5	100		
		V _O = 0,	$V_{IC} = 0$	Full range			150	nA		
		N 0	N/ O		25°C		20	150		
I _{IB}	Input bias current	V _O = 0,	$V_{IC} = 0$	Full range			250	nA		
Common-mode input		V < 7.5 mV		25°C	±1.5			v		
V _{IC}	voltage	$ V_{IO} \le 7.5 \text{ mV}$	Full range	±1.4			v			
Maximum positive-peak	$R_L = 10 \ k\Omega$		25°C	2	2.4		v			
V _{OM+}	output voltage	$R_L \geq 10 \; k\Omega$			Full range	2			v	
v	Maximum negative-peak	$R_L = 10 \ k\Omega$		25°C	-2	-2.4		v		
V _{OM} -	output voltage	$R_L \geq 10 \; k\Omega$		Full range	-2					
	Supply current	N O	No. Is a d		25°C		1.75	2.5		
ICC	(per amplifier)	V _O = 0,	No load		Full range			3	mA	
•	Large-signal differential			TLV2361	0500	60	80		-10	
A _{VD}	voltage amplification	$V_{O} = \pm 1 V$,	$R_L = 10 \ k\Omega$	TLV2362	25°C		60		dB	
CMRR	Common-mode rejection ratio	$V_{IC} = \pm 0.5 V$		25°C		85		dB		
k _{SVR}	Supply-voltage rejection ratio	$V_{CC} \pm = \pm 1.5 V$	to ±2.5 V	25°C		80		dB		

TLV2361 and TLV2362 electrical characteristics, V_{CC} \pm = \pm 2.5 V (unless otherwise noted)

TLV2361 and TLV2362 operating characteristics, $V_{CC}\pm$ = ±2.5 V, T_{A} = $25^{\circ}C$

	PARAMETER		TEST CONDITIONS				
SR	Slew rate	$A_V = 1$,	$V_I = \pm 0.5 V$		3	V/µs	
B ₁	Unity-gain bandwidth	$A_V = 40,$	$R_L = 10 \text{ k}\Omega$,	C _L = 100 pF	7	MHz	
V _n	Equivalent input noise voltage	R _S = 100 Ω,	$R_F = 10 \text{ k}\Omega$,	f = 1 kHz	8	nV/√Hz	
THD + N	Total harmonic distortion, plus noise	$A_V = 1$,	$V_0 = \pm 1.2 V_{,}$	$R_L = 10 \text{ k}\Omega$, f = 3 kHz	0.004	%	



SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007


TYPICAL CHARACTERISTICS

Table of Graphs

GRAPH TITLE	FIGURE
Supply current vs Free-air temperature	1
Supply current vs Supply voltage	2
Maximum positive output voltage vs Output current	3
Maximum negative output voltage vs Output current	4
Maximum peak-to-peak output voltage vs Frequency	5
Equivalent input noise voltage vs Frequency	6
Total harmonic distortion vs Frequency	7
Total harmonic distortion vs Output voltage	8




SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007



TYPICAL CHARACTERISTICS



SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007



TYPICAL CHARACTERISTICS





PACKAGING INFORMATION

Ord	derable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
								(6)				
TL	V2361CDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(YC3B, YC3G, YC3J, YC3L)	Samples
TL	V2361CDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(YC3B, YC3G, YC3J, YC3L)	Samples
ТІ	_V2361IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(YC4B, YC4G, YC4J, YC4L)	Samples
TI	LV2361IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(YC4B, YC4G, YC4J, YC4L)	Samples
	TLV2362ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	23621	Samples
TL	V2362IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(YBL, YBS, YBU)	Samples
-	TLV2362IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	23621	Samples
	TLV2362IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	TLV2362IP	Samples
Т	LV2362IPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY2362	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2361CDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV2361CDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV2361IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV2361IDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV2362IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TLV2362IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2362IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

13-Aug-2023



		·,					
Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)
TLV2361CDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV2361CDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV2361IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV2361IDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV2362IDGKR	VSSOP	DGK	8	2500	346.0	346.0	35.0
TLV2362IDR	SOIC	D	8	2500	340.5	336.1	25.0
TLV2362IPWR	TSSOP	PW	8	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

13-Aug-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TLV2362ID	D	SOIC	8	75	507	8	3940	4.32
TLV2362IP	Р	PDIP	8	50	506	13.97	11230	4.32

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated