

Si8252x Data Sheet

4.0 A Symmetric Drive ISODrivers with 20 V VDDIH, Low Propagation Delay and High Transient Immunity.

The Si8252x combines two isolated drivers into a single package for high power applications. These drivers can operate with a 4.5 V – 20 V input VDD and a maximum drive supply voltage of 30 V.

The Si8252x is ideal for driving power MOSFETs and IGBTs used in a wide variety of switched power and motor control applications. These drivers utilize Skyworks' proprietary silicon isolation technology, supporting up to 5 kV_{RMS} for 1 minute isolation voltage. This technology enables high CMTI (125 kV/μs), lower prop delays and skew, reduced variation with temperature and age and tighter part-to-part matching.

The unique architecture of the output stage features a booster device that provides a higher pull up capability at the Miller plateau region of the load power switch to support faster turn-on times. This driver family also offers some unique features such as over-temperature protection, output UVLO fault detection, dead time programmability and fail-safe drivers with default low in case of loss of input side power. The Si8252x family offers longer service life and dramatically higher reliability compared to opto-coupled gate drivers.

Automotive Grade is available. These products are built using automotive specific flows at all steps in the manufacturing process to ensure the robustness and low defectivity required for automotive applications.

Industrial Applications

- Power delivery systems
- Motor control systems
- Isolated dc-dc power supplies
- Lighting control systems
- Solar and industrial inverters

Automotive Applications

- On-board chargers
- Battery management systems
- Charging stations
- Traction inverters
- Hybrid Electric Vehicles
- Battery Electric Vehicles

Safety Approval

- UL 1577 recognized
 - Up to 5000 V_{RMS} for 1 minute
- CSA certification conformity
 - 62368-1 (reinforced insulation)
- VDE certification conformity
 - 62368-1 (reinforced insulation)
- CQC certification approval
 - GB4943.1-2011

KEY FEATURES

- Two isolated drivers in one package
 - Up to 5 kV_{RMS} isolation
- Up to 1500 V_{DC} peak driver-to-driver differential voltage
- EN pin for enhanced safety or DIS pin option
- Extended VDDIH
 - 4.5 V – 20 V
- 4.0 A sink/source peak output
- High electromagnetic immunity
- 30 ns max propagation delay
- Transient immunity: >125 kV/μs
- Programmable dead time
 - 40–600 ns
- Wide operating range
 - –40 to +125 °C
- RoHS-compliant packages
 - WB SOIC-14
 - DFN-14
- AEC-Q100 qualified
- Automotive-grade OPNs available
 - ALAG-compliant PPAP documentation support
 - IMDS and CAMDS listing support

1. Ordering Guide

Industrial and Automotive Grade OPNs

Industrial-grade devices (part numbers having an “-I” in their suffix) are built using well-controlled, high-quality manufacturing flows to ensure robustness and reliability. Qualifications are compliant with JEDEC, and defect reduction methodologies are used throughout definition, design, evaluation, qualification, and mass production steps.

Automotive-grade devices (part numbers having an “-A” in their suffix) are built using automotive-specific flows at all steps in the manufacturing process to ensure robustness and low defectivity. These devices are supported with AIAG-compliant Production Part Approval Process (PPAP) documentation, and feature International Material Data System (IMDS) and China Automotive Material Data System (CAMDS) listing. Qualifications are compliant with AEC-Q100, and a zero-defect methodology is employed throughout definition, design, evaluation, qualification, and mass production steps.

Table 1.1. Si8252x Ordering Guide

Ordering Part Number (OPN)	Automotive OPN	Configuration	Output UVLO (V)	Enable / Disable	Package Type	Isolation Rating (kV _{RMS})
WB SOIC-14 Package Options						
Si82520AD-IS3	Si82520AD-AS3	HS/LS, VIA/VIB	5	DIS	WB SOIC-14	5
Si82520BD-IS3	Si82520BD-AS3	HS/LS, VIA/VIB	8	DIS	WB SOIC-14	5
Si82520CD-IS3	Si82520CD-AS3	HS/LS, VIA/VIB	12	DIS	WB SOIC-14	5
Si82521AD-IS3	Si82521AD-AS3	HS/LS, VIA/VIB	5	EN	WB SOIC-14	5
Si82521BD-IS3	Si82521BD-AS3	HS/LS, VIA/VIB	8	EN	WB SOIC-14	5
Si82521CD-IS3	Si82521CD-AS3	HS/LS, VIA/VIB	12	EN	WB SOIC-14	5
DFN-14 Package Options						
Si82520AB-IM1	Si82520AB-AM1	HS/LS, VIA/VIB	5	DIS	DFN-14	2.5
Si82520BB-IM1	Si82520BB-AM1	HS/LS, VIA/VIB	8	DIS	DFN-14	2.5
Si82520CB-IM1	Si82520CB-AM1	HS/LS, VIA/VIB	12	DIS	DFN-14	2.5
Si82521AB-IM1	Si82521AB-AM1	HS/LS, VIA/VIB	5	EN	DFN-14	2.5
Si82521BB-IM1	Si82521BB-AM1	HS/LS, VIA/VIB	8	EN	DFN-14	2.5
Si82521CB-IM1	Si82521CB-AM1	HS/LS, VIA/VIB	12	EN	DFN-14	2.5
<ul style="list-style-type: none"> All products are rated at 4 A sink and source output drive current max. All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures. “Si” and “SI” are used interchangeably. All HS/LS drivers have built-in overlap protection while the single and dual drivers do not. All options are rated for ambient temperatures from -40 °C to +125 °C, and are recommended for industrial or automotive grade operation. An “R” at the end of the part number denotes tape and the reel packaging option. Automotive-Grade devices (with an “-A” suffix) are identical in construction materials and electrical parameters to their Industrial-Grade (with an “-I” suffix) version counterpart. Automotive-Grade products are produced utilizing full automotive process flows and additional statistical process controls throughout the manufacturing flow. The Automotive-Grade part number is included on shipping labels. In Top Markings, the Manufacturing Code represented by either “RTTTTT” or “TTTTTT” contains as its first character a letter in the range N through Z to indicate Automotive-Grade. 						

Table of Contents

1. Ordering Guide	2
2. System Overview	4
2.1 Functional Description	4
2.2 Family Overview and Logic Operation During Startup	5
2.2.1 Device Behavior	5
2.3 Layout Considerations	5
2.4 Undervoltage Lockout Operation	5
2.4.1 Device Startup	5
2.4.2 Undervoltage Lockout	6
2.5 Control Inputs	7
2.6 Enable Input	7
2.7 Disable Input	7
2.8 Programmable Dead Time and Overlap Protection	7
2.9 Thermal Protection	8
2.10 Driver Output Booster Function	9
3. Applications	10
3.1 HS/LS Driver	10
4. Electrical Characteristics	11
4.1 Typical Operating Characteristics	16
5. Top-Level Block Diagrams	18
6. Pin Descriptions	19
7. Package Outlines	20
7.1 14-Pin Wide Body SOIC (WB SOIC-14)	20
7.2 14 LD DFN (DFN-14)	22
8. Land Patterns	23
8.1 14-Pin Wide Body SOIC (WB SOIC-14)	23
8.2 14 LD DFN	24
9. Top Markings	25
9.1 14-Pin Wide Body SOIC (WB SOIC-14)	25
9.2 14 LD DFN	26
10. Revision History	27

2. System Overview

2.1 Functional Description

The operation of an Si8252x channel is analogous to that of an optocoupler and gate driver, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si8252x channel is shown in the figure below.




Figure 2.1. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See the figure below for more details.




Figure 2.2. Modulation Scheme

2.2 Family Overview and Logic Operation During Startup

The Si8252x family of isolated drivers are high-side/low-side drivers.

2.2.1 Device Behavior

The following are truth tables for the Si8252x families.

Table 2.1. Si8252x Truth Table

VIA	VIB	DIS / EN ¹	VDDIH	VDDA	Vddb	VOA	VOB	Notes
H	L	L / H	P	P	P	H	L	
L	H	L / H	P	P	P	L	H	
H	H	L / H	P	P	P	L	L	
L	L	L / H	P	P	P	L	L	
X	X	H / L or NC	P	P	P	L	L	Device disabled
X	X	X	UP ²	P	P	L	L	Fail-safe output when VDDIH unpowered
H	X	L / H	P	P	UP	H	UD ³	VOB depends on Vddb state
L	X	L / H	P	P	UP	L	UD ³	
X	H	L / H	P	UP	P	UD ³	H	VOA depends on VDDA state
X	L	L / H	P	UP	P	UD ³	L	

P = Powered, UP = Unpowered

Notes:

1. There are different product options available. For any one product, either EN or DIS is present.
2. The chip can be powered through the VIA, VIB input ESD diodes even if VDDIH is unpowered. It is recommended that inputs be left unpowered when VDDIH is unpowered.
3. UD = undetermined if same side power is UP.

2.3 Layout Considerations

It is most important to minimize ringing in the drive path and noise on the Si8252x VDD lines. Care must be taken to minimize parasitic inductance in these paths by locating the Si8252x as close to the device it is driving as possible. In addition, the VDD supply and ground trace paths must be kept short. For this reason, the use of power and ground planes is highly recommended. A split ground plane system having separate ground and VDD planes for power devices and small signal components provides the best overall noise performance. For placement of the decoupling capacitors, it is recommended that the 0.1 µf capacitor should be placed as close as possible to the VDDA/B supply pins. The 10 µf capacitor can be a little farther away.

2.4 Undervoltage Lockout Operation

Device behavior during start-up, normal operation and shutdown is shown in [2.4.2 Undervoltage Lockout](#), where UVLO+ and UVLO- are the positive-going and negative-going thresholds respectively. Note that outputs VOA and VOB default low when input side power supply (VDDIH) is not present.

2.4.1 Device Startup

Outputs VOA and VOB are held low during power-up until VDD is above the UVLO threshold for time period tSTART. Following this, the outputs follow the states of inputs VIA and VIB.

2.4.2 Undervoltage Lockout

Undervoltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or when VDD is below its specified operating circuits range. The input (control) side, Driver A and Driver B, each have their own undervoltage lockout monitors.

The Si8252x input side enters UVLO when $VDDIH \leq VDDIH_{UV-}$, and exits UVLO when $VDDIH > VDDIH_{UV+}$. The driver outputs, VOA and VOB, remain low when the input side of the Si8252x is in UVLO and their respective VDD supply (VDDA, Vddb) is within tolerance. Each driver output can enter or exit UVLO independently. For example, VOA unconditionally enters UVLO when VDDA falls below $VDDA_{UV-}$ and exits UVLO when VDDA rises above $VDDA_{UV+}$.




Figure 2.3. Si82521 Device Behavior During Normal Operation and Shutdown




Figure 2.4. Si82520 Device Behavior During Normal Operation and Shutdown

2.5 Control Inputs

VIA and VIB inputs are high-true, TTL level-compatible logic inputs. A logic high signal on VIA or VIB causes the corresponding output to go high.

2.6 Enable Input

When brought low, the EN input unconditionally drives VOA and VOB low regardless of the states of VIA and VIB. Device operation terminates within t_{SD} after $EN = V_{IL}$ and resumes within $t_{RESTART}$ after $EN = V_{IH}$. The EN input has no effect if V_{DDIH} is below its UVLO level (i.e., VOA, VOB remain low). There is an internal pull-down resistor of 100 k Ω on the EN pin.

2.7 Disable Input

When brought high, the DISABLE input unconditionally drives VOA and VOB low regardless of the states of VIA and VIB. (For the Si823H9Tx, when brought high, the DISABLE input unconditionally drives VO low regardless of the state of VI.) Device operation terminates within t_{SD} after $DISABLE = V_{IH}$ and resumes within $t_{RESTART}$ after $DISABLE = V_{IL}$ or open. The DISABLE input has no effect if V_{DDIH} is below its UVLO level (i.e., VOA, VOB remain low). There is an internal pull-down resistor of 100 k Ω on the DIS pin.

2.8 Programmable Dead Time and Overlap Protection

These high-side/low-side drivers include programmable dead time, which adds a user-programmable delay between transitions of VOA and VOB. When asserted, dead time is present only on output rising edges, when the other input is also high. If only one input is high, there is no dead time added to the output transition. Please see figure below for a graphical representation of dead time implementation. The amount of dead time delay (DT) is programmed by a single resistor (RDT) connected from the DT input to ground per the equation below. The DT is measured as the time elapsed between VOA low to VOB high and vice versa.




Figure 2.5. Dead Time Implementation & Behavior

$DT \sim 5.4 \times (RDT) + 14$, where DT = Typical Dead Time in ns, RDT = Dead Time Resistor in $k\Omega$




Figure 2.6. Dead Time Waveforms for High-Side/Low-Side Drivers

2.9 Thermal Protection

Si8252x has built-in temperature sensors for protection against high temperature resulting from overloading the driver, too high of an ambient temperature, or external component failures. If high internal temperature ($>150\text{ }^{\circ}\text{C}$) is detected, the output is forced to low state.

2.10 Driver Output Booster Function

The output driver pull-up capability is enabled by two parallel drivers: a standard PMOS device and an NMOS helper transistor. The PMOS device provides a standard 1 A pull-up and the DC pull-up when VO is close to VDD. The NMOS helper provides higher pull-up currents around the miller plateau of the driven power transistor, supporting fast turn-on times. See Figure 2.7 on page 9 for the internal architecture scheme and Figure 2.8 on page 9 for the pull-up current characteristics.




Figure 2.7. Pull-Up Booster Simplified Architecture




Figure 2.8. Pull-Up Current Characteristics, VDD = 12 V

3. Applications

The following examples illustrate typical circuit configurations using the Si8252x.

3.1 HS/LS Driver

The following figure shows the device configured as a HS/LS driver. Note that the drain voltages of Q1 and Q2 can be referenced to a common ground or to different grounds with as much as 1500 Vdc between them.




Figure 3.1. Si8252x with EN/DIS Pin Application Diagram

Because each output driver resides on its own die, the relative voltage polarities of VOA and VOB can reverse without damaging the driver.

In the above figure, D1 and CB form a conventional bootstrap circuit that allows VOA to operate as a high-side driver for Q1, which has a maximum drain voltage of 1500 V. VOB is connected as a conventional low-side driver. Note that the input side of the Si8252x requires VDDIH in the range of 4.5 to 20.0 V, while the VDDA and VDDB output side supplies must be between 5.5 and 30 V referred to their respective grounds. The boot-strap start up time will depend on the CB cap chosen. Also note that the bypass capacitors on the Si8252x should be located as close to the chip as possible.

4. Electrical Characteristics

Table 4.1. Electrical Characteristics^{1, 2}

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
DC Specifications						
Input-side Power Supply Voltage	VDDIH		4.5		20	V
Driver Supply Voltage	VDDA, VDDB	Voltage between VDDA and GNDA, and VDDB and GNDB	5.5	—	30	V
Input Supply Quiescent Current EN = 0 or DIS = 1	IDDI(Q)		—	1.3	2.0	mA
Input Supply Active Current (with one channel active)	IDDI	freq = 1 MHz	—	2.2	3.3	mA
Input Supply Active Current (with both channels active)	IDDI	freq = 1 MHz	—	3.6	4.75	mA
Output Supply Quiescent Current, per channel EN = 0 or DIS = 1	IDDA(Q), IDDB(Q)		—	2.3	2.8	mA
Output Supply Active Current, per channel	IDDA/B	Input freq = 1 MHz, no load	—	5.6	9.0	mA
Input Pin Leakage Current, VIA, VIB	IVIA, IVIB		-10	—	+10	μA
Input Pin Leakage Current, EN, DIS	IENABLE, IDISABLE		-40	—	+40	μA
Logic High Input Threshold	VIH	TTL Levels	1.6	1.8	2.0	V
Logic Low Input Threshold	VIL	TTL Levels	0.8	1	1.2	V
Input Hysteresis	VIHYST			800	—	mV
Logic High Output Voltage	VOAH, VOBH	IOA, IOB = -1 mA	VDDA, VDDB - 0.064	—	—	V
Logic Low Output Voltage	VOAL, VOBL	IOA, IOB = 1 mA	—	—	0.04	V
Output Short-Circuit Pulsed Source Current	IOA(SCL), IOB(SCL)	CL = 220 nF	—	4.0	—	A
Output Short-Circuit Pulsed Source Current	IOA(SCH), IOB(SCH)	CL = 220 nF	—	4.0	—	A
Output Sink Resistance	R _{ON(SINK)}		—	1.0	—	Ω
Output Source Resistance	R _{ON(SOURCE)}		—	4.2	—	Ω
VDDIH Undervoltage Threshold	VDDIH _{UV+}	VDDIH rising	3.2	3.7	4.4	V
VDDIH Undervoltage Threshold	VDDIH _{UV-}	VDDIH falling	2.7	3.55	4.0	V
VDDIH Lockout Hysteresis	VDDIH _{HYS}		70	500	—	mV
VDDA, VDDB Undervoltage Threshold	VDDA _{UV+} , VDDB _{UV+}	VDDA, VDDB rising	4.5	4.9	5.3	V
5 V Threshold			7.5	8.1	8.8	
8 V Threshold			11.3	12.2	13.4	
12 V Threshold						

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
VDDA, VDDB Undervoltage Threshold	VDDA _{UV-} , VDDB _{UV-}	VDDA, VDDB falling	4.3	4.7	5.0	V
5 V Threshold			7.0	7.6	8.2	
8 V Threshold			10.3	11.1	12.0	
12 V Threshold						
VDDA, VDDB Lockout Hysteresis	VDDA _{HYS} , VDDB _{HYS}	UVLO = 5 V	150	220	—	mV
		UVLO = 8 V	450	550	—	
		UVLO = 12 V	950	1200	—	
AC Specifications						
Minimum Pulse Width (No load)	PW _{min}		—	30	—	ns
Propagation Delay	t _{pHL} , t _{pLH}		10	19	30	ns
VDDA/B = 12 V						
CL = 0 pF						
Output Channel to Channel Skew	t _{PSK}			3	5	ns
Propagation Delay Skew ³	t _{PSK(P-P)}		—	—	10	ns
Pulse Width Distortion t _{pLH} – t _{pHL}	PWD	VDDA/B = 12 V CL = 0 pF	—	2.7	5.60	ns
Programmed Dead Time	DT	RDT = 6 kΩ	30	40	50	ns
		RDT = 15 kΩ	65	82	98	
		RDT = 100 kΩ	375	450	530	
Output Rise and Fall Time	t _R , t _F	CL = 200 pF	—	—	12	ns
Shutdown Time from ENable False (or DISable true)	t _{SD}		—	—	35	ns
Restart Time from ENable True (or DISable false)	t _{RESTART}		—	—	35	ns
Device Start-up Time Input	t _{START}	Time from VDDIH_ = VDDIH_ _{UV+} to VOA, VOB = VIA, VIB	—	40	—	μs
Device Start-up Time Output	t _{START_OUT}	Time from VDDA/B = VDDA/ B_ _{UV+} to VOA, VOB = VIA, VIB	—	60	—	μs
Common Mode Transient Immunity	CMTI	VIA, VIB = VDDIH or 0 V VCM = 1500 V	125	—	—	kV/μs
Note:						
1. 4.5 V < VDDIH < 20 V; 5.5 V < VDDA, VDDB < 30 V; TA = –40 to +125 °C.						
2. Typical specs at 25 °C, VDDA = VDDB = 12 V for 5 V and 8 V UVLO devices, otherwise 15 V.						
3. t _{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.						

Test Circuits




Figure 4.1. Common Mode Transient Immunity (CMTI) Test Circuit

Table 4.2. Regulatory Information (Pending)^{1, 3, 4}

CSA
The Si8252x is certified under CSA, see Master Contract Number 232873.
62368-1: Up to 600 V _{RMS} reinforced insulation working voltage; up to 1000 V _{RMS} basic insulation working voltage.
VDE
The Si8252x is certified under VDE. For more details, see File 5006301.
62368-1: Up to 600 V _{RMS} reinforced insulation working voltage; up to 1000 V _{RMS} basic insulation working voltage.
UL
The Si8252x is certified under UL1577 component recognition program. For more details, see File E257455.
Rated up to 5000 V _{RMS} isolation voltage for basic protection.
CQC
The Si8252x is certified under GB4943.1-2011.
Rated up to 250 V _{RMS} reinforced insulation working voltage at 5000 meters.
Note:
1. Regulatory Certifications apply to 2.5 kV _{RMS} rated devices which are production tested to 3.0 kV _{RMS} for 1sec.
2. Regulatory Certifications apply to 3.75 kV _{RMS} rated devices which are production tested to 4.5 kV _{RMS} for 1sec.
3. Regulatory Certifications apply to 5.0 kV _{RMS} rated devices which are production tested to 6.0 kV _{RMS} for 1sec.
4. For more information, see Chapter 1. Ordering Guide .

Table 4.3. Insulation and Safety-Related Specifications

Parameter	Symbol	Test Condition	Value		Unit
			WB SOIC-14 5 kV _{RMS}	DFN-14 2.5 kV _{RMS}	
Nominal External Air Gap (Clearance) ¹	CLR		8.0	3.5	mm
Nominal External Tracking (Creepage) ¹	CRP		8.0	3.5	mm
Minimum Internal Gap (Internal Clearance)	DTI		0.016	0.016	mm
Tracking Resistance	CTI or PTI	IEC60112	600	600	V
Erosion Depth	ED		0.019	Top: 0.051 Bottom: 0.087	mm
Resistance (Input-Output) ²	R _{IO}		10 ¹²	10 ¹²	Ω
Capacitance (Input-Output) ²	C _{IO}	f = 1 MHz	1.7	1.7	pF
Input Capacitance ³	C _I		3.0	2.9	pF

Notes:

1. The values in this table correspond to the nominal creepage and clearance values.
2. To determine resistance and capacitance, the device is converted into a two-terminal device. All pins on Side 1 and all pins on Side 2 are shorted.
3. Measured from input pin to ground.

Table 4.4. IEC 60664-1 Ratings

Parameter	Test Condition	Specification	
		WB SOIC-14	DFN-14
Basic Isolation Group	Material Group	I	I
Installation Classification (Overvoltage Category)	Rated Mains Voltages < 150 V _{RMS}	I-IV	I-IV
	Rated Mains Voltages < 300 V _{RMS}	I-IV	I-IV
	Rated Mains Voltages < 400 V _{RMS}	I-IV	I-III
	Rated Mains Voltages < 600 V _{RMS}	I-IV	I-III

Table 4.5. Thermal Characteristics

Parameter	Symbol	WB SOIC-14	DFN-14	Unit
IC Junction-to-Air Thermal Resistance	θ_{JA}	59	105	°C/W

Table 4.6. Absolute Maximum Ratings¹

Parameter	Symbol	Min	Max	Unit
Ambient Temperature under Bias	TA	-40	+125	°C
Storage Temperature	TSTG	-65	+150	°C
Junction Temperature	TJ	—	+150	°C
Input-side Supply Voltage	VVDIH	-0.6	24	V
Driver-side Supply Voltage	VDDA, VDDB	-0.6	36	V
Voltage on any Pin with respect to Ground	VIA, VIB Transient for 50 ns	-5.0	VDD + 0.5	V
	VIA, VIB, EN, DIS,DT	-0.6	VDD + 0.5	
Peak Output Current (tPW = 10 μ s, duty cycle = 0.2%)	IOPK	—	6.0	A
Lead Solder Temperature (10 s)		—	260	°C
ESD per AEC-Q100	HBM	—	4	kV
	CDM (EN/DIS pin only)	—	0.25	kV
	CDM (all other pins)	—	0.5	kV

Note:

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

4.1 Typical Operating Characteristics

The typical performance characteristics depicted in this subsection are for information purposes only. Refer to Chapter 4. [Electrical Characteristics](#) for actual specification limits.




Figure 4.2. Rise/Fall Time vs. Supply Voltage




Figure 4.3. Propagation Delay vs. Supply Voltage




Figure 4.4. Rise/Fall Time vs. Load




Figure 4.5. Propagation Delay vs. Load




Figure 4.6. Propagation Delay vs. Temperature




Figure 4.7. Supply Current vs. Temperature




Figure 4.8. Supply Current vs. Supply Voltage ($C_L = 0$ pF)




Figure 4.9. Supply Current vs. Supply Voltage ($C_L = 100$ pF)




Figure 4.10. Peak Output Current vs. Supply Voltage




Figure 4.11. Peak Output Current vs. Temperature

5. Top-Level Block Diagrams




Figure 5.1. Si82520 HS/LS Isolated Drivers with DIS




Figure 5.2. Si82521 HS/LS Isolated Drivers with EN

6. Pin Descriptions




Figure 6.1. Si82520/1 WB SOIC-14




Figure 6.2. Si8252x DFN-14

Table 6.1. Pin Descriptions

Pin Name	Description
VIA	Non-inverting logic input terminal for Driver A.
VIB	Non-inverting logic input terminal for Driver B.
VDDIH	High Voltage Input-side power supply terminal.
GNDI	Input-side ground terminal.
EN	Device ENABLE. When asserted, this input enables normal operation of the device. When low or NC, this input unconditionally drives outputs VOA, VOB LOW. When high, device is enabled to perform in normal operating mode. It is strongly recommended that this input be connected to external logic level to avoid erroneous operation due to capacitive noise coupling.
DIS	Device DISABLE. When asserted, this input unconditionally drives outputs VOA, VOB LOW. When low or open, device is enabled to perform in normal operating mode. It is strongly recommended that this input be connected to external logic level to avoid erroneous operation due to capacitive noise coupling.
DT	Dead time programming input. The value of the resistor connected from DT to ground sets the dead time between output transitions of VOA and VOB.
NC	No connection.
GNDB	Ground terminal for Driver B.
VOB	Driver B output (low-side driver).
VDDDB	Driver B power supply voltage terminal; connect to a source.
GNDA	Ground terminal for Driver A.
VOA	Driver A output (high-side driver)
VDDA	Driver A power supply voltage terminal; connect to a source.

7. Package Outlines

7.1 14-Pin Wide Body SOIC (WB SOIC-14)

The figure below illustrates the package details for the Si8252x in a 14-pin wide-body SOIC. The table below lists the values for the dimensions shown in the illustration.




Figure 7.1. 14-Pin Small Outline Integrated Circuit (SOIC) Package

Table 7.1. Package Diagram Dimensions

Dimension	MIN	MAX
A	—	2.65
A1	0.10	0.30
A2	2.05	—
b	0.35	0.49
c	0.23	0.32
D	10.15	10.45
E	10.05	10.55
E1	7.40	7.60
e	1.27 BSC	
e1	3.81 BSC	
L	0.40	1.27
h	0.25	0.75
Θ	0°	8°

Dimension	MIN	MAX
aaa	—	0.25
bbb	—	0.25
ccc	—	0.10

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. Recommended reflow profile per JEDEC J-STD-020C specification for small body, lead-free components.

7.2 14 LD DFN (DFN-14)

The figure below illustrates the package details for the Si8252x in an DFN outline. The table below lists the values for the dimensions shown in the illustration.




Figure 7.2. Si8252x 14-pin LD DFN Outline

Table 7.2. Package Diagram Dimensions

Dimension	MIN	NOM	MAX
A	0.74	0.85	0.90
A1	0	—	0.05
b	0.25	0.30	0.35
D	4.90	5.00	5.10
e	0.65 BSC		
E	4.90	5.00	5.10
E1	3.60 REF		
L	0.50	0.60	0.70
L1	0.05	0.10	0.15
ccc	—	—	0.08
ddd	—	—	0.10

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

8. Land Patterns

8.1 14-Pin Wide Body SOIC (WB SOIC-14)

The figure below illustrates the recommended land pattern details for the Si8252x in a 14-pin Wide Body SOIC. The table lists the values for the dimensions shown in the illustration.




Figure 8.1. 14-Pin WB SOIC Land Pattern

Table 8.1. 14-Pin WB SOIC Land Pattern Dimensions

Dimension	Feature	(mm)
C1	Pad Column Spacing	9.70
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.60

Notes:

1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P1032X265-16AN for Density Level B (Median Land Protrusion).
2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

8.2 14 LD DFN

The figure below illustrates the recommended land pattern details for the Si8252x in a 14-pin LD DFN. The table below lists the values for the dimensions shown in the illustration.




Figure 8.2. 14-Pin LGA/DFN Land Pattern

Table 8.2. 14-Pin LD DFN Land Pattern Dimensions

Dimension	(mm)
C1	4.20
E	0.65
X1	0.80
Y1	0.40

Notes:

General

1. All dimensions shown are in millimeters (mm).
2. This Land Pattern Design is based on the IPC-7351 guidelines.
3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Stencil Design

1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
2. The stencil thickness should be 0.125 mm (5 mils).
3. The ratio of stencil aperture to land pad size should be 1:1.

Card Assembly

1. A No-Clean, Type-3 solder paste is recommended.
2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9. Top Markings

9.1 14-Pin Wide Body SOIC (WB SOIC-14)




Table 9.1. Top Marking Explanation (14-Pin Wide Body SOIC)

Line 1 Marking:	<p>Base Part Number Ordering Options</p> <p>See 1. Ordering Guide for more information.</p>	<p>Si82520/1 = ISODriver product series (HS/LS drivers) with high voltage VDDIH</p> <p>Y = Enable scheme</p> <ul style="list-style-type: none"> • 0 = Disable pin option • 1 = Enable pin option <p>U = UVLO level: A, B, C (applies to both product series)</p> <ul style="list-style-type: none"> • A = 5 V • B = 8 V • C = 12 V <p>V = Isolation rating:</p> <ul style="list-style-type: none"> • D = 5.0 kV
Line 2 Marking:	<p>YY = Year</p> <p>WW = Workweek</p>	<p>Assigned by the Assembly House. Corresponds to the year and workweek of the mold date.</p>
	<p>TTTTTT = Mfg Code</p>	<p>Manufacturing Code from Assembly Purchase Order form.</p>
Line 3 Marking:	<p>Circle = 1.7 mm Diameter (Center Justified)</p>	<p>“e4” Pb-Free Symbol</p>
	<p>Country of Origin ISO Code Abbreviation</p>	<p>TW = Taiwan</p>

9.2 14 LD DFN




Table 9.2. Top Marking Explanation (14-Pin DFN)

Line 1 Marking:	Base Part Number Ordering Options See 1. Ordering Guide for more information.	Si8252Y = ISOdriver product series Y = Enable Scheme <ul style="list-style-type: none"> • 0 = Disable pin option • 1 = Enable pin option
Line 2 Marking:	Ordering Options	U = UVLO level: A, B, C <ul style="list-style-type: none"> • A = 5 V • B = 8 V • C = 12 V V = Isolation rating <ul style="list-style-type: none"> • B = 2.5 kV
Line 3 Marking:	TTTTTT = Mfg Code	Manufacturing Code from Assembly Purchase Order form.
Line 4 Marking:	YY = Year WW = Workweek	Assigned by the Assembly House. Corresponds to the year and workweek of the mold date.

10. Revision History

Revision 206413A

November, 2022

- Changed decimal-based revision number to alpha-numeric revision code.
- Updated Safety Approvals on front page.
- Updated [4. Electrical Characteristics](#).
 - Updated [Table 4.2 Regulatory Information \(Pending\)^{1, 3, 4}](#) on page 13.
 - Updated [Table 4.3 Insulation and Safety-Related Specifications](#) on page 14.
 - Updated [Table 4.4 IEC 60664-1 Ratings](#) on page 14.
 - Removed [Table 4.5. IEC 60747-17 Insulation Characteristics](#).
 - Removed [Table 4.6. IEC Safety Limiting Values](#).
 - Updated [Table 4.6 Absolute Maximum Ratings¹](#) on page 15.
 - Removed [Figure 4.2. WB SOIC-14 Thermal Derating Curve, Dependence of Safety Limiting Values](#).
- Updated [6. Pin Descriptions](#).
 - Updated [Figure 6.2 Si8252x DFN-14](#) on page 19.
- Updated [8. Land Patterns](#).
 - Updated [9.2 14 LD DFN](#).

Revision 1.0

February, 2021

- Updated Ordering Guide.
- Formatting, typo, and uniformity edits.
- Changed DT waveform for accuracy.
- Modified EN pin CDM spec.

Revision 0.6

September, 2020

- Updated θ_{JA} for WB.

Revision 0.5

September, 2019

- Formatting and typo corrections.

Revision 0.2

January, 2019

- Separated datasheet from Si8252x products from Si823Hx products




**Connecting Everyone
and Everything,
All the Time**



Portfolio

skyworksinc.com



Quality

skyworksinc.com/quality



Support & Resources

skyworksinc.com/support

Copyright © 2022 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWOKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWOKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5[®], SkyOne[®], SkyBlue[™], Skyworks Green[™], ClockBuilder[®], DSPLL[®], ISOmodem[®], ProSLIC[®], and SiPHY[®] are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.

Skyworks Solutions, Inc. | Nasdaq: SWKS | sales@skyworksinc.com | www.skyworksinc.com

USA: 781-376-3000 | Asia: 886-2-2735 0399 | Europe: 33 (0)1 43548540