

MOSFET – Power, Single N-Channel 40 V, 2.2 m Ω , 142 A

NVTFS002N04CL

Features

- Small Footprint (3.3 x 3.3 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVTFWS002N04CL Wettable Flanks Product
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	40	٧
Gate-to-Source Voltage	Э		V _{GS}	±20	V
Continuous Drain		T _C = 25°C	I _D	142	Α
Current R _{0JC} (Notes 1, 2, 3, 4)	Steady	T _C = 100°C		80	
Power Dissipation	State	T _C = 25°C	P_{D}	85	W
R _{θJC} (Notes 1, 2, 3)		T _C = 100°C		27	
Continuous Drain		T _A = 25°C	I _D	28	Α
Current R _{0JA} (Notes 1, 3, 4)	Steady	T _A = 100°C		20	
Power Dissipation	State	T _A = 25°C	P_{D}	3.2	W
R _{θJA} (Notes 1, 3)		T _A = 100°C	1	1.6	
Pulsed Drain Current	$T_A = 25$	°C, t _p = 10 μs	I _{DM}	706	Α
Operating Junction and Storage Temperature Range			T _J , T _{stg}	-55 to +175	°C
Source Current (Body Diode)			I _S	70.4	Α
Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 10.2 A)			E _{AS}	268	mJ
Lead Temperature for S (1/8" from case for 10 s)		urposes	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 3)	$R_{\theta JC}$	1.8	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	46.5	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi (Ψ) is used as required per JESD51-12 for packages in which substantially less than 100% of the heat flows to single case surface.
- 3. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- Continuous DC current rating. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V _{(BR)DSS} R _{DS(on)} MAX		I _D MAX	
40 V	2.2 mΩ @ 10 V	142 A	
	3.5 mΩ @ 4.5 V	142 A	


N-Channel



MARKING DIAGRAM







WDFNW8
CASE 515AP

XXXX = Specific Device Code
A = Assembly Location
Y = Year

WW = Work Week

Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Cond	lition	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•	•				•	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		40			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			10	μΑ
		$V_{DS} = 40 \text{ V}$	T _J = 125°C			250	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{G}$	iS = 20 V			100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{DS}$) = 90 μΑ	1.2		2.0	V
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I	_D = 50 A		1.8	2.2	mΩ
		V _{GS} = 4.5 V,	_D = 50 A		2.8	3.5	
Forward Transconductance	9FS	V _{DS} = 15 V, I	_D = 50 A			135	S
CHARGES AND CAPACITANCES	•				-	-	-
Input Capacitance	C _{iss}				2940		pF
Output Capacitance	C _{oss}	V _{GS} = 0 V, f = V _{DS} = 2			1260		1
Reverse Transfer Capacitance	C _{rss}	VDS - 23 V			47		1
Threshold Gate Charge	Q _{G(TH)}				5.3		nC
Gate-to-Source Charge	Q _{GS}	V _{GS} = 10 V, V _{DS} = 1	20 V, I _D = 50 A		9.6		1
Gate-to-Drain Charge	Q_{GD}	1			7.4		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 3	20 V, I _D = 50 A		49		nC
SWITCHING CHARACTERISTICS (No	te 6)				•	•	
Turn-On Delay Time	t _{d(on)}				14		ns
Rise Time	t _r	VGS = 10 V. Vr	ns = 32 V.		77		
Turn-Off Delay Time	t _{d(off)}	$V_{GS} = 10 \text{ V, V}_{E}$ $I_{D} = 50$	Ã		70		
Fall Time	t _f	1			22		
DRAIN-SOURCE DIODE CHARACTER	RISTICS				-	-	-
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V,	T _J = 25°C		0.84	1.2	V
		I _S = 50 A	T _J = 125°C		0.72		
Reverse Recovery Time	t _{RR}				54		ns
Charge Time	t _a	$V_{GS} = 0 \text{ V, } dI_S/dt = 100 \text{ A/}\mu\text{s,}$ $I_S = 50 \text{ A}$			24		
Discharge Time	t _b				30		
Reverse Recovery Charge	Q _{RR}				43		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.

6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. I_{PEAK} vs. Time in Avalanche

TYPICAL CHARACTERISTICS




Figure 13. Thermal Characteristics


DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NVTFS002N04CLTAG	02NL	WDFN8 (Pb-Free)	1500 / Tape & Reel
NVTFWS002N04CLTAG	02LW	WDFNW8 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


WDFN8 3.3x3.3, 0.65P CASE 511DY ISSUE A


DATE 21 AUG 2018



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETERS
- 2. DIMENSIONS D1 & E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS NOR GATE BURRS.





RECOMMENDED LAND PATTERN

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code A = Assembly Location

Y = Year Code WW = Work Week Code

ДΙΜ	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.70	0.75	0.80	
A1	0.00	ı	0.05	
b	0.23	0.33	0.43	
С	0.15	0.20	0.25	
D	3.20	3.30	3.40	
D1	2.95	3.13	3.30	
D2	1.98	2.20	2.40	
Е	3.20	3.30	3.40	
E1	2.80	3.00	3.15	
E2	1.40	1.60	1.80	
E3	0.15	0.25	0.40	
е	0	.65 BS	С	
G	0.30	0.43	0.55	
G1	0.25	0.35	0.45	
K	0.55	0.75	0.95	
L	0.35	0.52	0.65	
L1	0.06	0.15	0.30	
М	1.35	1.50	1.60	
θ	0	-	12	

*This information is generic. Please refer to
device data sheet for actual part marking.
Pb-Free indicator, "G" or microdot " ■",
may or may not be present. Some products
may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON90827G	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	WDFN8 3.3x3.3, 0.65P		PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


WDFNW8 3.3x3.3, 0.65P (Full-Cut μ8FL Fused WF)

CASE 515AP **ISSUE 0**

DATE 25 AUG 2020


NOTES:


- 1. DIMENSIONING AND TOLERANCING PER.ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION DI AND EI DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.




-<u>A</u>

B





	MILLIMETERS			
DIM	MIN.	N□M.	MAX.	
Α	0.70	0.75	0.80	
A1	0.00		0.05	
b	0.23	0.33	0.43	
С	0.15	0.20	0.25	
D	3.20	3.30	3.40	
D1	2.95	3.13	3.30	
DS	1.98	2.20	2.40	
E	3.20	3.30	3.40	
E1	2.80	3.00	3.15	
E2	1.40	1.60	1.80	
E3	0.15	0.25	0.40	
e		0.65 BSC		
G	0.30	0.43	0.55	
G1	0.25	0.35	0.45	
K	0.55	0.75	0.95	
L	0.35	0.52	0.65	
L1	0.06	0.15	0.30	
М	1.35	1.50	1.60	




DETAIL A

SIDE VIEW

// 0.10 C

□ 0.10 C



RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

*This information is generic. Please refer to

GENERIC MARKING DIAGRAM*

XXXX AYWW= XXXX = Specific Device Code

= Assembly Location

= Year

WW = Work Week

= Pb-Free Package

device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

(Note: Microdot may be in either location)

DOCUMENT NUMBER:	98AON24557H	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	WDFNW8 3.3x3.3, 0.65P (F	WDFNW8 3.3x3.3, 0.65P (Full-Cut μ8FL Fused WF)	

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales