# **Power MOSFET**

# Single N-Channel, 40 V, 1.4 m $\Omega$ , 200 A

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- LFPAK8 Package, Industry Standard
- These Devices are Pb-Free and are RoHS Compliant

# **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	40	V
Gate-to-Source Voltage	•		V <sub>GS</sub>	±20	V
Continuous Drain Current R <sub>BJC</sub>	Steady State	T <sub>C</sub> = 25°C	I <sub>D</sub>	200	Α
(Notes 1, 3)	State	T <sub>C</sub> = 100°C		140	
Power Dissipation		T <sub>C</sub> = 25°C	$P_{D}$	110	W
R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 100°C		53	
Continuous Drain Current R <sub>0.IA</sub>	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	38	Α
(Notes 1, 2, 3)	State	T <sub>A</sub> = 100°C		27	
Power Dissipation		T <sub>A</sub> = 25°C	P <sub>D</sub>	3.8	W
R <sub>θJA</sub> (Notes 1 & 2)		T <sub>A</sub> = 100°C		1.9	
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I <sub>DM</sub>	900	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	–55 to + 175	°C
Source Current (Body Diode)			I <sub>S</sub>	120	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 15 A)			E <sub>AS</sub>	493	mJ
Single Pulse Drain-to-Source Voltage (t <sub>p</sub> = 10 μs)			V <sub>DSM</sub>	48	V
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T <sub>L</sub>	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	1.4	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	36	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



# ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX	
40 V	1.4 mΩ @ 10 V	200 A	
40 V	2.2 mΩ @ 4.5 V	200 A	



**N-CHANNEL MOSFET** 



LFPAK8 CASE 760AA



**MARKING** 

1D5N04CL = Specific Device Code A = Assembly Location

A = Assembly Location
WL = Wafer Lot
Y = Year

W = Year W = Work Week

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 5 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				2.0		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$	T <sub>J</sub> = 25 °C			10	μΑ
		V <sub>DS</sub> = 40 V	T <sub>J</sub> = 125°C			250	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	= 20 V			100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	= 130 μA	1.2		2.0	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-5.6		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 50 A		1.7	2.2	mΩ
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 50 A		1.2	1.4	1
Forward Transconductance	9FS	V <sub>DS</sub> =15 V, I <sub>D</sub>	= 50 A		256		S
CHARGES, CAPACITANCES & GATE RESI	STANCE					•	
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 20 V			4300		pF
Output Capacitance	Coss				1900		1
Reverse Transfer Capacitance	C <sub>RSS</sub>				72		1
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 20 V; I <sub>D</sub> = 50 A			32		nC
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 20 V; I <sub>D</sub> = 50 A			70		1
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 20 V; I <sub>D</sub> = 50 A			7.0		1
Gate-to-Source Charge	$Q_{GS}$				12		
Gate-to-Drain Charge	$Q_{GD}$				9.0		
Plateau Voltage	$V_{GP}$				2.9		V
SWITCHING CHARACTERISTICS (Note 5)					•	•	•
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 20 V,			15		ns
Rise Time	t <sub>r</sub>	I <sub>D</sub> = 50 A, R <sub>G</sub>	= 1 Ω		140		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>				31		1
Fall Time	t <sub>f</sub>				9		1
DRAIN-SOURCE DIODE CHARACTERISTIC	cs						
Forward Diode Voltage	$V_{SD}$	$V_{GS} = 0 V$ ,	T <sub>J</sub> = 25°C		0.81	1.2	V
		$I_{S} = 50 \text{ A}$	T <sub>J</sub> = 125°C		0.68		1
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, } dI_s/dt =$			61		ns
Charge Time	t <sub>a</sub>	I <sub>S</sub> = 50 A	4		29		
Discharge Time	t <sub>b</sub>				32		1
Reverse Recovery Charge	Q <sub>RR</sub>				80		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**




Figure 5. On–Resistance Variation with Temperature

T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Figure 6. Drain-to-Source Leakage Current vs. Voltage

V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (V)

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Safe Operating Area




Figure 12.  $I_{\mbox{\scriptsize PEAK}}$  vs. Time in Avalanche

#### **TYPICAL CHARACTERISTICS**





Figure 13. Thermal Characteristics

#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NTMJS1D5N04CLTWG	1D5N04CL	LFPAK8 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




**DATE 13 AUG 2019** 


#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M. 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS.
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.150mm PER SIDE.
- 4. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 5. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- 6. OPTIONAL MOLD FEATURE.

MILLIMETERS				
DIM	MIN	NOM	MAX	
Α	1.10	1.20	1.30	
A1	0.00	0.08	0.15	
A2	1.10	1.15	1.20	
A3	(	).25 REF	-	
A4	0.45	0.50	0.55	
b	0.40	0.45	0.50	
С	0.19	0.22	0.25	
c2	0.19	0.22	0.25	
D	4.70	4.80	4.90	
D1	3.80	4.00	4.20	
D2	3.00	3.10	3.20	
D3	0.30	0.40	0.50	
Е	4.80	4.90	5.00	
E1	3.90	4.00	4.10	
E2	5.00	5.15	5.30	
е		1.27 BS	С	
G	0.55	0.65	0.75	
Η	6.00	6.15	6.30	
L	0.45	0.65	0.85	
L1	0.15	0.25	0.35	
L2	0.90	1.10	1.30	
q	0°	4°	8°	

# DETAIL 'A'






# RECOMMENDED LAND PAD

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRMD.

# GENERIC MARKING DIAGRAM\*



XXXXXX = Specific Device Code

A = Assembly Location

WL = Wafer Lot Y = Year W = Work Week

\*This information is generic. Please refer to device data sheet for actual part marking. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON82475G	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	LFPAK8 5x6		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales