# **MOSFET** – Power Trench, N-Channel, Shielded Gate

# 100 V, 151 A, 3.2 m $\Omega$

### **General Description**

This N-Channel MV MOSFET is produced using ON Semiconductor's advanced PowerTrench process that incorporates Shielded Gate technology. This process has been optimized to minimize on-state resistance and yet maintain superior switching performance with best in class soft body diode.

### **Features**

- Shielded Gate MOSFET Technology
- Max  $r_{DS(on)} = 3.2 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 67 \text{ A}$
- Max  $r_{DS(on)} = 9 \text{ m}\Omega$  at  $V_{GS} = 6 \text{ V}$ ,  $I_D = 33 \text{ A}$
- 50% Lower Qrr than Other MOSFET Suppliers
- Lowers Switching Noise/EMI
- MSL1 Robust Package Design
- 100% UIL Tested
- These Devices are Pb-Free and are RoHS Compliant

### **Applications**

- Primary DC-DC MOSFET
- Synchronous Rectifier in DC-DC and AC-DC
- Motor Drive
- Solar

### **MAXIMUM RATINGS** (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Value	Unit		
$V_{DS}$	Drain to Source Voltage	100	V		
$V_{GS}$	Gate to Source Voltage	±20	V		
I <sub>D</sub>		151 95 21 775	A		
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 3)	486	mJ		
P <sub>D</sub>	Power Dissipation: T <sub>C</sub> = 25°C T <sub>A</sub> = 25°C (Note 1a)	138 2.7	W		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55 to +150	°C		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


1




### ON Semiconductor®

### www.onsemi.com

V <sub>DS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
100 V	3.2 m $\Omega$ @ 10 V	151 A
	9 mΩ @ 6 V	



### **N-CHANNEL MOSFET**



Power 56 (PQFN8) CASE 483AF

### **MARKING DIAGRAM**



\$Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = Numeric Date Code &K = Lot Code NTMFS10N3D2C = Specific Device Code

### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 3 of this data sheet.

### THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{ hetaJC}$	Thermal Resistance, Junction to Case	0.9	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	45	


Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS	•	•		•	
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, referenced to 25°C		73		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V			1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V			100	nA
N CHARA	CTERISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 370 \mu A$	2.0	3.2	4.0	V
$\Delta V_{GS(th)} / \Delta T_J$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 370 $\mu$ A, referenced to 25°C		-8		mV/°C
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 67 A		2.4	3.2	mΩ
		V <sub>GS</sub> = 6 V, I <sub>D</sub> = 33 A		3.8	9	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 67 A, T <sub>J</sub> = 125°C		4.0	5.4	1
9FS	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 67 A		144		S
YNAMIC C	HARACTERISTICS	•				-
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		4439	7460	pF
C <sub>oss</sub>	Output Capacitance			2663	4475	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			24	65	pF
Rg	Gate Resistance		0.1	0.8	1.6	Ω
WITCHING	CHARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 50 \text{ V}, I_D = 67 \text{ A}, V_{GS} = 10 \text{ V},$		24	39	ns
t <sub>r</sub>	Rise Time	$R_{GEN} = 6 \Omega$		12	22	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			30	48	ns
t <sub>f</sub>	Fall Time			7	14	ns
$Q_{g}$	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V, V <sub>DD</sub> = 50 V, I <sub>D</sub> = 67 A		60	100	nC
		$V_{GS}$ = 0 V to 6 V, $V_{DD}$ = 50 V, $I_D$ = 67 A		38	64	nC
Q <sub>gs</sub>	Gate to Source Charge	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 67 A		20		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 67 A		12		nC
Q <sub>oss</sub>	Output Charge	V <sub>DD</sub> = 50 V, V <sub>GS</sub> = 0 V		175		nC

### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit	
DRAIN-SOU	DRAIN-SOURCE DIODE CHARACTERISTICS						
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.1 A (Note 2)		0.7	1.2	V	
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 67 A (Note 2)		0.8	1.3		
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 33 A, di/dt = 300 A/μs		44	71	ns	
Q <sub>rr</sub>	Reverse Recovery Charge	1		109	207	nC	
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 33 A, di/dt = 1000 A/μs		33	53	ns	
Q <sub>rr</sub>	Reverse Recovery Charge			235	376	nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5  $\times$  1.5 in. board of FR-4 material.  $R_{\theta CA}$  is determined by the user's board design.



a) 45°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b) 115°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.
- 3. E<sub>AS</sub> of 486 mJ is based on starting T<sub>J</sub> = 25°C; N-ch: L = 3 mH, I<sub>AS</sub> = 18 A, V<sub>DD</sub> = 100 V, V<sub>GS</sub> = 10 V. 100% test at L = 0.1 mH, I<sub>AS</sub> = 58 A. 4. Pulsed ld please refer to Figure 11 SOA graph for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

### PACKAGE MARKING AND ORDERING INFORMATION

Device	Marking	Package	Reel Size	Tape Width	Quantity
NTMFS10N3D2C	NTMFS10N3D2C	Power 56 (PQFN8) (Pb-Free / Halogen Free)	13″	12 mm	3000 units

### **TYPICAL CHARACTERISTICS**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 1. On Region Characteristics




Figure 3. Normalized On-Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

### **TYPICAL CHARACTERISTICS**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

### **TYPICAL CHARACTERISTICS**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 13. Junction-to-Case Transient Thermal Response Curve





### PQFN8 5X6, 1.27P CASE 483AF ISSUE A

**DATE 06 JUL 2021** 


NOTES: UNLESS OTHERWISE SPECIFIED

- A) PACKAGE STANDARD REFERENCE: JEDEC MO-240, ISSUE A, VAR. AA,
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.






SEE DETAIL A



**BOTTOM VIEW** 

TOP VIEW



LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13656G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PQFN8 5X6, 1.27P		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales