Analog Switch, SPDT, 1 Ω R_{ON}

The NLAS4157 is a low R_{ON} SPDT analog switch. This device is designed for low operating voltage, high current switching of speaker output for cell phone applications. It can switch a balanced stereo output. The NLAS4157 can handle a balanced microphone/speaker/ringtone generator in a monophone mode. The device contains a break-before-make (BBM) feature.

Features

- Single Supply Operation:
 - 1.65 V to 5.5 V V_{CC} Function Directly from LiON Battery
- Tiny SC88 6–Pin Pb–Free Package: Meets JEDEC MO–220 Specifications
- R_{ON} Typical = 0.8 Ω @ V_{CC} = 4.5 V
- Low Static Power
- This is a Pb–Free Device

Typical Applications

- Cell Phone Speaker/Microphone Switching
- Ringtone-Chip/Amplifier Switching
- Stereo Balanced (Push-Pull) Switching

Important Information

- Ringtone-Chip/Amplifier Switching
- Continuous Current Rating Through each Switch ±300 mA
- Conforms to: JEDEC MO-220, Issue H, Variation VEED-6
- Pin for Pin Compatible with FSA4157



ON Semiconductor®

http://onsemi.com



SC-88 (SOT-363) CASE 419B

MARKING DIAGRAM



AN = Specific Device Cod M = Date Code*

G = Pb-Free Package

(Note: Microdot may be in either location) *Date Code orientation and/or position may

vary depending upon manufacturing location.



ORDERING INFORMATION

(Top View)

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

NLAS4157



Figure 1. Input Equivalent Circuit

PIN DESCRIPTION

TRUTH TABLE

| Pin Name | Description |
|-----------|---------------|
| A, B0, B1 | Data Ports |
| S | Control Input |

| Control Input Function | | | | | |
|------------------------|-------------------|--|--|--|--|
| L | B0 Connected to A | | | | |
| Н | B1 Connected to A | | | | |

H = HIGH Logic Level. L = LOW Logic Level.

MAXIMUM RATINGS

| Symbol | Rating | Value | Unit |
|----------------------|--|------------------------------|------|
| V _{CC} | Positive DC Supply Voltage | –0.5 to +6.0 | V |
| V _{IS} | Analog Input Voltage (V_{NO} , V_{NC} , or V_{COM}) | –0.5 to V _{CC} +0.5 | V |
| V _{IN} | Digital Select Input Voltage | -0.5 to +6.0 | V |
| I _{anl1} | Continuous DC Current from COM to NC/NO | ±300 | mA |
| I _{anl-pk1} | Peak Current from COM to NC/NO, 10 Duty Cycles (Note 1) | ±500 | mA |
| I _{cImp} | Continuous DC Current into COM/NC/NO with respect to V_{CC} or GND | ±100 | mA |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. Defined as 10% ON, 90% off duty cycle.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Rating | Min | Max | Unit |
|---------------------------------|---|------|-----------------|------|
| V _{CC} | Positive DC Supply Voltage | 1.65 | 5.5 | V |
| V _{IS} | Analog Input Voltage (A, B0, B1) | 0 | V _{CC} | V |
| V _{IN} | Digital Select Input Voltage (S) | 0 | V _{CC} | V |
| T _A | Operating Temperature Range | -40 | 85 | °C |
| t _r , t _f | Input Rise or Fall Time, SELECT $V_{CC} = 3.0 V V_{CC} = 5.5 V$ | | 20 10 | ns/V |

DC ELECTRICAL CHARACTERISTICS

| | | | Vcc | T _A = - | | T _A = +25°C | | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | |
|------------------|---|--|------------|--------------------|-----|------------------------|------------|--|------|
| Symbol | Parameter | Test Conditions | (V) | Min | Тур | Max | Min | Max | Unit |
| V _{IH} | HIGH Level Input Voltage | | 2.7 4.5 | | | | 2.0 2.4 | | V |
| V _{IL} | LOW Level Input Voltage | | 2.7 4.5 | | | | | 0.6 0.8 | V |
| I _{IN} | Input Leakage Current | $0 \le V_{IN} \le 5.5 V$ | 0–5.5 | | | ±0.1 | | ±1 | μA |
| I _{OFF} | OFF State Leakage Current (Note 7) | $0 \le A, B \le V_{CC}$ | 5.5 | -2.0 | | +2.0 | | ±20 | nA |
| I _{ON} | ON State Leakage Current (Note 7) | $0 \le A, B \le V_{CC}$ | 5.5 | -4.0 | | +4.0 | | ±40 | nA |
| R _{ON} | Switch On Resistance (Note 2) | $I_{O} = -100 \text{ mA}, B_{0} \text{ or } B_{1} = 3.5 \text{ V}$ | 2.7 | | 2.0 | 4.0 | | 4.3 | Ω |
| | | $I_0 = -100 \text{ mA},$ B ₀ or B ₁ = 1.5 V | 4.5 | | 0.8 | 1.15 | | 1.3 | |
| I _{CC} | Quiescent Supply Current All Channels ON or OFF | $V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$ | 5.5 | | | 0.5 | | 1.0 | μΑ |

Analog Signal Range

| ΔR _{ON} | On Resistance Match Between Channels (Notes 2, 3, 4) | $ I_A = -100 \text{ mA}, \\ B_0 \text{ or } B_1 = 1.5 \text{ V} \\ I_A = -100 \text{ mA}, \\ B_0 \text{ or } B_1 = 3.5 \text{ V} $ | 2.7 4.5 | 0.15 0.12 | 0.15 | Ω |
|-------------------|--|--|------------|--------------|------|---|
| R _{flat} | On Resistance Flatness (Notes 2, 3, 5) | $ \begin{array}{l} I_A = -100 \text{ mA}, \\ B_0 \text{ or } B_1 = 0 \text{ V}, \ 0.75 \text{ V}, \ 1.5 \text{ V} \\ I_A = -100 \text{ mA}, \\ B_0 \text{ or } B_1 = 0 \text{ V}, \ 1.0 \text{ V}, \ 2.0 \text{ V} \end{array} $ | 2.7 4.5 | 1.4 0.3 | 0.4 | Ω |

2. Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower DR_{ON} = R_{ON} max - R_{ON} min measured at identical V_{CC}, temperature and voltage levels.
 Flatness is defined as the difference between the maximum and minimum value of On Resistance over the specified range of conditions.

6. Guaranteed by Design.

7. This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

| | | | Vcc | $T_A = +25^{\circ}C$ | | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | | Figure | |
|--------------------------------------|--|---|--------------|----------------------|----------|---|-----|----------|--------|------|
| Symbol | Parameter | Test Conditions | (V) | Min | Тур | Max | Min | Max | Unit | # |
| t _{PHL} t _{PLH} | Propagation Delay Bus-to-Bus (Note 9) | V _I = OPEN | 2.7 4.5 | | | 2.0 0.3 | | | ns | 3, 4 |
| t _{ON} | Output Enable Time Turn On Time (A to B _n) | B_0 or $B_1 = 1.5$ V, $R_L = 50 Ω$, $C_L = 35$ pF B_0 or $B_1 = 3.0$ V, $R_1 = 50 Ω$, $C_1 = 35$ pF | 2.7 4.5 | | | 30 20 | | 35 25 | ns | 3, 4 |
| tOFF | Output Disable Time Turn Off Time (A Port to B Port) | $\begin{array}{l} B_0 \text{ or } B_1 = 1.5 \text{V}, \\ R_L = 50 \ \Omega, \ C_L = 35 \ \text{pF} \\ B_0 \text{ or } B_1 = 3.0 \ \text{V}, \\ R_L = 50 \ \Omega, \ C_L = 35 \ \text{pF} \end{array}$ | 2.7 4.5 | | | 20 15 | | 25 20 | ns | 3, 4 |
| t _{BBM} | Break Before Make Time (Note 8) | | 2.7 | 0.5 | | | 0.5 | | ns | 2 |
| Q | Charge Injection (Note 8) | C_L = 1.0 nF, V_{GEN} = 0 V R _{GEN} = 0 Ω | 2.7 4.5 | 0.0 | 26 48 | | 0.0 | | рС | 6 |
| O _{IRR} | Off Isolation (Note 10) | R _L = 50 Ω f = 1.0 MHz | 2.7 – 5.5 | | -52 | | | | dB | 5 |
| X _{talk} | Crosstalk | R _L = 50 Ω f = 1.0 MHz | 2.7 – 5.5 | | -57 | | | | dB | 7 |
| BW | –3 dB Bandwidth | R _L = 50 Ω | 2.7 – 5.5 | | 40 | | | | MHz | 8 |
| THD | Total Harmonic Distortion (Note 8) | $R_L = 600 \Omega$ 0.5 V _{P-P} f = 20 Hz to 20 kHz | 2.7 – 5.5 | | 0.012 | | | | % | 9 |

8. Guaranteed by Design.

This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the On 9. Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance). 10. Off Isolation = 20 $\log_{10} [V_A/V_{Bn}]$.

CAPACITANCE (Note 11)

| Symbol | Parameter | Test Conditions | Тур | Max | Unit | Figure # |
|---------------------|---|------------------------------------|-----|-----|------|-------------|
| C _{IN} | Select Pin Input Capacitance | V _{CC} = 0 V, f = 1 MHz | 10 | | pF | |
| C _{IO-B} | B Port Off Capacitance | V _{CC} = 4.5 V, f = 1 MHz | 25 | | pF | |
| C _{IOA-ON} | A Port Capacitance when Switch is Enabled | V _{CC} = 4.5 V, f = 1 MHz | 87 | | pF | |

11. T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested in production.

DEVICE ORDERING INFORMATION

| Device Order Number | Package | Shipping [†] |
|---------------------|--------------------|-----------------------|
| NLAS4157DFT2G | SC-88 (Pb-Free) | 3000 / Tape & Reel |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NLAS4157







Figure 3. t_{ON}/t_{OFF}





NLAS4157



Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. V_{ISO} , Bandwidth and V_{ONL} are independent of the input signal direction.

$$\begin{split} V_{ISO} &= \text{Off Channel Isolation} = 20 \text{ Log } \left(\frac{V_{OUT}}{V_{IN}} \right) \text{ for } V_{IN} \text{ at } 100 \text{ kHz} \\ V_{ONL} &= \text{On Channel Loss} = 20 \text{ Log } \left(\frac{V_{OUT}}{V_{IN}} \right) \text{ for } V_{IN} \text{ at } 100 \text{ kHz to } 50 \text{ MHz} \end{split}$$

Bandwidth (BW) = the frequency 3 dB below V_{ONL} V_{CT} = Use V_{ISO} setup and test to all other switch analog input/outputs terminated with 50 Ω





Figure 6. Charge Injection: (Q)



) NSEM[[]

DATE 11 DEC 2012



6X 0.30 0.66 2 50 0.65 PITCH DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION MILLIMETERS
- CONTROLLING DIMENSION: MILLIMETERS. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
- PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRU-SIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END. SIONS, OH GATE BUHHS SHALL NOT EXCEED 0.20 PEH END. DIMENSIONS D AND ET AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AND DATUM H. DATUMS A AND B ARE DETERMINED AT DATUM H. DIMENSIONS 5 AND 6 APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION 6 AT MAXIMUM MATERIAL CONDI-TION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

| | MILLIMETERS | | | | INCHES | \$ |
|-----|-------------|---------|------|-----------|----------|-------|
| DIM | MIN | NOM | MAX | MIN | NOM | MAX |
| Α | | | 1.10 | | | 0.043 |
| A1 | 0.00 | | 0.10 | 0.000 | | 0.004 |
| A2 | 0.70 | 0.90 | 1.00 | 0.027 | 0.035 | 0.039 |
| b | 0.15 | 0.20 | 0.25 | 0.006 | 0.008 | 0.010 |
| С | 0.08 | 0.15 | 0.22 | 0.003 | 0.006 | 0.009 |
| D | 1.80 | 2.00 | 2.20 | 0.070 | 0.078 | 0.086 |
| Ε | 2.00 | 2.10 | 2.20 | 0.078 | 0.082 | 0.086 |
| E1 | 1.15 | 1.25 | 1.35 | 0.045 | 0.049 | 0.053 |
| е | | 0.65 BS | С | 0.026 BSC | | |
| L | 0.26 | 0.36 | 0.46 | 0.010 | 0.014 | 0.018 |
| L2 | | 0.15 BS | C | | 0.006 BS | SC |
| aaa | 0.15 | | | 0.006 | | |
| obb | 0.30 | | | | 0.012 | |
| ccc | | 0.10 | | 0.004 | | |
| bbb | | 0.10 | | | 0.004 | |

GENERIC **MARKING DIAGRAM***



XXX = Specific Device Code

- М = Date Code*
- = Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation and/or position may vary depending upon manufacturing location.

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42985B | Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | | |
|---|---|---|--|--|--|--|
| DESCRIPTION: | SC-88/SC70-6/SOT-363 | | PAGE 1 OF 2 | | | |
| onsemi and ONSEMi are tradema the right to make changes without furth purpose, nor does onsemi assume a special, consequential or incidental d | rks of Semiconductor Components Industries, ter notice to any products herein. onsemi mak ny liability arising out of the application or use amages. onsemi does not convey any licens | LLC dba onsemi or its subsidiaries in the United States and/or other courses no warranty, representation or guarantee regarding the suitability of its prof any product or circuit, and specifically disclaims any and all liability, ince e under its patent rights nor the rights of others. | ntries. onsemi reserves oducts for any particular luding without limitation | | | |

SC-88/SC70-6/SOT-363 CASE 419B-02 ISSUE Y

DATE 11 DEC 2012

| STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2 | STYLE 2: CANCELLED | STYLE 3: CANCELLED | STYLE 4: PIN 1. CATHODE 2. CATHODE 3. COLLECTOR 4. EMITTER 5. BASE 6. ANODE | STYLE 5: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE | STYLE 6: PIN 1. ANODE 2 2. N/C 3. CATHODE 1 4. ANODE 1 5. N/C 6. CATHODE 2 |
|--|-----------------------|--|---|---|---|
| STYLE 7: PIN 1. SOURCE 2 2. DRAIN 2 3. GATE 1 4. SOURCE 1 5. DRAIN 1 6. GATE 2 | STYLE 8: CANCELLED | STYLE 9: PIN 1. EMITTER 2 2. EMITTER 1 3. COLLECTOR 1 4. BASE 1 5. BASE 2 6. COLLECTOR 2 | STYLE 10: PIN 1. SOURCE 2 2. SOURCE 1 3. GATE 1 4. DRAIN 1 5. DRAIN 2 6. GATE 2 | STYLE 11: PIN 1. CATHODE 2 2. CATHODE 2 3. ANODE 1 4. CATHODE 1 5. CATHODE 1 6. ANODE 2 | STYLE 12: PIN 1. ANODE 2 2. ANODE 2 3. CATHODE 1 4. ANODE 1 5. ANODE 1 6. CATHODE 2 |
| STYLE 13: | STYLE 14: | STYLE 15: | STYLE 16: | STYLE 17: | STYLE 18: |
| PIN 1. ANODE | PIN 1. VREF | PIN 1. ANODE 1 | PIN 1. BASE 1 | PIN 1. BASE 1 | PIN 1. VIN1 |
| 2. N/C | 2. GND | 2. ANODE 2 | 2. EMITTER 2 | 2. EMITTER 1 | 2. VCC |
| 3. COLLECTOR | 3. GND | 3. ANODE 3 | 3. COLLECTOR 2 | 3. COLLECTOR 2 | 3. VOUT2 |
| 4. EMITTER | 4. IOUT | 4. CATHODE 3 | 4. BASE 2 | 4. BASE 2 | 4. VIN2 |
| 5. BASE | 5. VEN | 5. CATHODE 2 | 5. EMITTER 1 | 5. EMITTER 2 | 5. GND |
| 6. CATHODE | 6. VCC | 6. CATHODE 1 | 6. COLLECTOR 1 | 6. COLLECTOR 1 | 6. VOUT1 |
| STYLE 19: | STYLE 20: | STYLE 21: | STYLE 22: | STYLE 23: | STYLE 24: |
| PIN 1. I OUT | PIN 1. COLLECTOR | PIN 1. ANODE 1 | PIN 1. D1 (i) | PIN 1. Vn | PIN 1. CATHODE |
| 2. GND | 2. COLLECTOR | 2. N/C | 2. GND | 2. CH1 | 2. ANODE |
| 3. GND | 3. BASE | 3. ANODE 2 | 3. D2 (i) | 3. Vp | 3. CATHODE |
| 4. V CC | 4. EMITTER | 4. CATHODE 2 | 4. D2 (c) | 4. N/C | 4. CATHODE |
| 5. V EN | 5. COLLECTOR | 5. N/C | 5. VBUS | 5. CH2 | 5. CATHODE |
| 6. V REF | 6. COLLECTOR | 6. CATHODE 1 | 6. D1 (c) | 6. N/C | 6. CATHODE |
| STYLE 25: | STYLE 26: | STYLE 27: | STYLE 28: | STYLE 29: | STYLE 30: |
| PIN 1. BASE 1 | PIN 1. SOURCE 1 | PIN 1. BASE 2 | PIN 1. DRAIN | PIN 1. ANODE | PIN 1. SOURCE 1 |
| 2. CATHODE | 2. GATE 1 | 2. BASE 1 | 2. DRAIN | 2. ANODE | 2. DRAIN 2 |
| 3. COLLECTOR 2 | 3. DRAIN 2 | 3. COLLECTOR 1 | 3. GATE | 3. COLLECTOR | 3. DRAIN 2 |
| 4. BASE 2 | 4. SOURCE 2 | 4. EMITTER 1 | 4. SOURCE | 4. EMITTER | 4. SOURCE 2 |
| 5. EMITTER | 5. GATE 2 | 5. EMITTER 2 | 5. DRAIN | 5. BASE/ANODE | 5. GATE 1 |
| 6. COLLECTOR 1 | 6. DRAIN 1 | 6. COLLECTOR 2 | 6. DRAIN | 6. CATHODE | 6. DRAIN 1 |

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

| DOCUMENT NUMBER: | 98ASB42985B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | | |
|--|----------------------|---|-------------|--|--|--|
| DESCRIPTION: | SC-88/SC70-6/SOT-363 | | PAGE 2 OF 2 | | | |
| | | | | | | |
| onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves | | | | | | |

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>