# Intelligent Power Module (IPM), 650 V, 50 A

# NFAM5065L4B

### **General Description**

The NFAM5065L4B is a fully-integrated inverter power module consisting of an independent High side gate driver, LVIC, six IGBT's and a temperature sensor (VTS), suitable for driving permanent magnet synchronous (PMSM) motors, brushless DC (BLDC) motors and AC asynchronous motors. The IGBT's are configured in a three-phase bridge with separate emitter connections for the lower legs for maximum flexibility in the choice of control algorithm.

The power stage has under voltage lockout protection (UVP). Internal boost diodes are provided for high side gate boost drive.

### Features

- Three-phase 650 V, 50 A IGBT Module with Independent Drivers
- Active Logic Interface
- Built-in Undervoltage Protection (UVP)
- Integrated Bootstrap Diodes and Resistors
- Separate Low-side IGBT Emitter Connections for Individual Current Sensing of Each Phase
- Temperature Sensor (VTS)
- UL1557 Certified (File No.339285)
- This Device is Pb-Free and RoHS Compliant

### **Typical Applications**

- Industrial Drives
- Industrial Pumps
- Industrial Fans
- Industrial Automation





Figure 1. Application Schematic




# **ON Semiconductor®**

www.onsemi.com



DIP39, 54.5x31.0 EP-2 CASE MODGX

### MARKING DIAGRAM



#### Device marking is on package top side

NFAM5065L4B	= Specific Device Code
ZZZ	= Assembly Lot Code
A	= Assembly Location
Т	= Test Location
Y	= Year
WW	= Work Week

### ORDERING INFORMATION

Device	Package	Shipping
NFAM5065L4B	DIP39 54.5 x 31.0 (Pb-Free)	90 / Box

### **APPLICATION SCHEMATIC**





Figure 2. Application Schematic – Adjustable Option

### **BLOCK DIAGRAM**





### **PIN FUNCTION DESCRIPTION**

Pin	Name	Description
1	VS(U)	High–Side Bias Voltage GND for U phase IGBT Driving
(2)	-	Dummy
3	VB(U)	High–Side Bias Voltage for U phase IGBT Driving
4	VDD(UH)	High–Side Bias Voltage for U phase IC
(5)	-	Dummy
6	HIN(U)	Signal Input for High–Side U Phase
7	VS(V)	High–Side Bias Voltage GND for V phase IGBT Driving
(8)	-	Dummy
9	VB(V)	High–Side Bias Voltage for V phase IGBT Driving
10	VDD(VH)	High–Side Bias Voltage for V phase IC
(11)	-	Dummy
12	HIN(V)	Signal Input for High–Side V Phase
13	VS(W)	High-Side Bias Voltage GND for W phase IGBT Driving
(14)	-	Dummy
15	VB(W)	High-Side Bias Voltage for W phase IGBT Driving
16	VDD(WH)	High–Side Bias Voltage for W phase IC
(17)	-	Dummy
18	HIN(W)	Signal Input for High–Side W Phase
(19)	-	Dummy
20	VTS	Voltage Output for LVIC Temperature Sensing Unit
21	LIN(U)	Signal Input for Low–Side U Phase
22	LIN(V)	Signal Input for Low–Side V Phase
23	LIN(W)	Signal Input for Low–Side W Phase
24	VFO	Fault Output
25	CFOD	Capacitor for Fault Output Duration Selection
26	CIN	Input for Current Protection
27	VSS	Low–Side Common Supply Ground
28	VDD(L)	Low-Side Bias Voltage for IC and IGBTs Driving
(29)	-	Dummy
(30)	-	Dummy
31	NW	Negative DC-Link Input for U Phase
32	NV	Negative DC-Link Input for V Phase
33	NU	Negative DC-Link Input for W Phase
34	W	Output for U Phase
35	V	Output for V Phase
36	U	Output for W Phase
37	Р	Positive DC-Link Input
38	N.C	No Connection
(39)	-	Dummy
		-

1. Pins of () are the dummy for internal connection. These pins should be no connection.

### ABSOLUTE MAXIMUM RATINGS ( $T_C = 25^{\circ}C$ ) (Note 2)

Symbol	Rating	Conditions	Value	Unit	
VPN	Supply Voltage	P–NU, NV, NW	450	V	
VPN(surge)	Supply Voltage (Surge)	P–NU, NV, NW (Note 3)	550	V	
VPN(PROT)	Self Protection Supply Voltage Limit (Short–Circuit Protection Capability)			V	
Vces	Collector-emitter voltage	650	V		
VRRM	Maximum Repetitive Revers Voltage		650	V	
±lc	Each IGBT Collector Current		±30	Α	
Іор	Output current (peak)	PWM control	±50	А	
±lcp	Each IGBT Collector Current (Peak)	Under 1 ms Pulse Width	±100	A	
VDD	Control Supply Voltage	VDD(UH,VH,WH), VDD(L)-VSS	-0.3 to 20	V	
VBS	High–Side Control Bias voltage	VB(U)–VS(U), VB(V)–VS(V), VB(W)–VS(W)	-0.3 to 20	V	
VIN	Input Signal Voltage	HIN(U), HIN(V), HIN(W), LIN(U), LIN(V), LIN(W)–VSS	–0.3 to VDD	V	
VFO	Fault Output Supply Voltage	VFO-VSS	-0.3 to VDD	V	
IFO	Fault Output Current	Sink Current at VFO pin	2	mA	
VCIN	Current Sensing Input Voltage	CIN-VSS	–0.3 to VDD	V	
Pc	Corrector Dissipation	Per One Chip	125	W	
TJ	Operating Junction Temperature		-40 to +150	°C	
Tstg	Storage temperature		-40 to +125	°C	
Тс	Module Case Operation Temperature		-40 to +125	°C	
V <sub>ISO</sub>	Isolation voltage	60 Hz, Sinusoidal, AC 1 minute, Connection Pins to Heat Sink Plate	2500	Vrms	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters. 3. This surge voltage developed by the switching operation due to the wiring inductance between P and NU, NV, NW terminal.

#### THERMAL CHARACTERISTICS

Symbol	Rating	Conditions		Тур	Max	Unit
R <sub>th(j-c)Q</sub>	Junction-to-Case Thermal	Inverter IGBT Part (per 1/6 module)	-	-	1.0	°C/W
R <sub>th(j-c)F</sub>	Resistance	Inverter FWD Part (per 1/6 module)	-	-	1.7	°C/W

4. Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters.

### **RECOMMENDED OPERATING CONDITIONS** (Note 5)

Symbol	Rating	Cond	itions	Min	Тур	Max	Unit
VPN	Supply Voltage	P–NU, NV, NW		-	300	400	V
VDD	Gate Driver Supply VDD(UH,VH,WH), VDD(L)–VSS		13.5	15	16.5	V	
VBS	Voltages	VB(U)–VS(U), VB(V)–VS(V), VB(W)–VS(W)		13.0	15	18.5	V
dVDD / dt, dVBS / dt	Supply Voltage Variation			-1	-	1	V/µs
fPWM	PWM Frequency			1	-	20	kHz
DT	Dead Time	Turn-off to Turn-on (external)		1.5	-	-	μs
lo	Io Allowable r.m.s. Current VPN = $300 \text{ V}$ VDD = $15 \text{ V}$ , P.F. = $0.8$ Tc $\leq 125^{\circ}$ C, Tj $\leq 150^{\circ}$ C (Note 5)		f <sub>PWM</sub> = 5 kHz	-	_	30.0	Arms
		Tj ≤ 150°C ์	f <sub>PWM</sub> = 15 kHz	-	-	21.2	
PWIN (on)	Allowable Input Pulse Width	$13.5 \text{ V} \leq \text{VDD} \leq 1$	200 V ≤ VPN ≤ 400 V 13.5 V ≤ VDD ≤ 16.5 V		_	-	μs
PWIN (off)	]	$13.0 V \le VBS \le 18$ $-20^{\circ}C \le Tc \le 100^{\circ}$		1.5	-	-	]
	Package Mounting Torque	M3 type screw		0.6	0.7	0.9	Nm

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.5. Allowable r.m.s current depends on the actual conditions.

6. Flatness tolerance of the heatsink should be within  $-50 \,\mu\text{m}$  to  $+100 \,\mu\text{m}$ .

### ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C, VDD = 15 V, VBS = 15 V, unless otherwise specified.) (Note 7)

Symbol	Parame	ter	Test Conditions	Min	Тур	Max	Unit
NVERTERSE	CTION						
lces	Collector-Emitter Leakage Current	eakage	Vce = Vces, $T_J = 25^{\circ}C$	-	-	1	mA
			Vce = Vces, $T_J = 150^{\circ}C$	-	-	10	mA
VCE(sat)	Collector-Emitter Saturation Voltage		VDD = VBS = 15 V, IN = 5 V Ic = 50 A, T <sub>J</sub> = 25°C	-	1.65	2.30	V
			VDD = VBS = 15 V, IN = 5 V Ic = 50 A, T <sub>J</sub> = 150°C	-	1.85	-	V
VF	FWDi Forward Voltage	tage	$IN = 0 V$ , $Ic = 50 A$ , $T_J = 25^{\circ}C$	-	2.00	2.40	V
			IN = 0 V, Ic = 50 A, T <sub>J</sub> = 150°C	-	2.00	-	V
ton	Switching Times High	High Side	VPN = 300 V, VDD(H) = VDD(L) = 15 V Ic = 50 A, T <sub>J</sub> = 25°C, IN = 0 $\Leftrightarrow$ 5 V Inductive Load	0.90	1.50	2.10	μs
tc(on)				_	0.40	0.70	μs
toff				-	1.80	2.40	μs
tc(off)				-	0.25	0.75	μs
trr				-	0.25	-	μs
ton		Low Side	VPN = 300 V, VDD(H) = VDD(L) = 15 V	0.90	1.50	2.10	μs
tc(on)			Ic = 50 A, $T_J = 25^{\circ}$ C, $IN = 0 \Leftrightarrow 5^{\circ}$ V Inductive Load	_	0.30	0.60	μs
toff				_	1.70	2.30	μs
tc(off)				_	0.25	0.75	μs
trr				-	0.25	_	μs

ELECTRICAL CHARACTERISTICS (T <sub>C</sub> = 25°C, VDD = 15 V, VBS = 15 V, unless other	wise specified.) (Note 7) (continued)
---	---------------------------------------

Symbol	Parameter	Test Conditions		Min	Тур	Max	Unit
DRIVER SECT	ION						
IQDDH	Quiescent VDD Supply Current	VDD(UH,VH,WH) = 15 V, HIN(U,V,W) = 0 V	VDD(UH)-VSS VDD(VH)-VSS VDD(WH)-VSS	-	-	0.30	mA
IQDDL		VDD(L) = 15 V, LIN(U,V,W) = 0 V	VDD(L)-VSS	-	-	3.50	mA
IPDDH	Operating VCC Supply Current	$\label{eq:VDD} \begin{array}{l} \mbox{VDD}(UH, VH, WH) = 15 \mbox{ V}, \\ \mbox{f}_{PWM} = 20 \mbox{ kHz}, \mbox{ Duty} = 50\%, \\ \mbox{Applied to one PWM Signal} \\ \mbox{Input for High-Side} \end{array}$	VDD(UH)-VSS VDD(VH)-VSS VDD(WH)-VSS	-	-	0.40	mA
IPDDL		$\begin{array}{l} VDD(L) = 15 \text{ V}, \\ f_{PWM} = 20 \text{ kHz}, \text{ Duty} = 50\%, \\ \text{Applied to one PWM Signal} \\ \text{Input for Low-Side} \end{array}$	VDD(L)-VSS	-	-	6.00	mA
IQBS	Quiescent VBS Supply Current	VBS = 15 V, HIN(U,V,W) = 0 V	VB(U)-VS(U) VB(V)-VS(V) VB(W)-VS(W)	-	-	0.30	mA
IPBS	Operating VBS Supply Current	$\label{eq:VDD} \begin{array}{l} VDD = VBS = 15 \ V, \\ f_{PWM} = 20 \ kHz, \ Duty = 50\%, \\ Applied \ to \ one \ PWM \ Signal \\ Input \ for \ High\text{-}Side \end{array}$	VB(U)-VS(U) VB(V)-VS(V) VB(W)-VS(W)	-	_	5.00	mA
VIN(ON)	ON Threshold Voltage	HIN(U,V,W)–VSS, LIN(U,V,W)–VSS		-	-	2.6	V
VIN(OFF)	OFF Threshold Voltage			0.8	-	-	V
VCIN(ref)	Short Circuit Trip Level	VDD = 15 V, CIN-VSS		0.46	0.48	0.50	V
UVDDD	Supply Circuit	Detection Level		10.3	-	12.5	V
UVDDR	Under-Voltage Protection	Reset Level		10.8	-	13.0	V
UVBSD	1	Detection Level		10.0	-	12.0	V
UVBSR	1	Reset Level		10.5	-	12.5	V
VTS	Voltage Output for LVIC Temperature Sensing Unit	VTS–VSS = 10 nF, Temp. = 25°C		0.905	1.030	1.155	V
VFOH	Fault Output Voltage	$\label{eq:VDD} \begin{array}{l} VDD = 0 \ V, \ CIN = 0 \ V, \\ VFO \ Circuit: \ 10 \ k\Omega \ to \ 5 \ V \ Pull-up \\ \end{array} \\ \hline \begin{array}{l} VDD = 0 \ V, \ CIN = 1 \ V, \\ VFO \ Circuit: \ 10 \ k\Omega \ to \ 5 \ V \ Pull-up \end{array}$		4.9	-	-	V
VFOL				-	-	0.95	V
t <sub>FOD</sub>	Fault-Output Pulse Width	CFOD = 22 nF		1.6	2.4	-	ms

**BOOTSTRAP SECTION** 

VF	Bootstrap Diode Forward Voltage	If = 0.1 A	3.4	4.6	5.8	V
RBOOT	Built-in Limiting Resistance		30	38	46	Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at  $T_J = T_A = 25^{\circ}C$ . Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

8. The fault–out pulse width t<sub>FOD</sub> depends on the capacitance value of CFOD according to the following approximate equation:  $t_{FOD} = 0.1 \times 10^6 \times CFOD$  (s). 9. Values based on design and/or characterization.

### Temperature of LVIC versus VTS Characteristics





Figure 4. Temperature of LVIC versus VTS Characteristics





 DOCUMENT NUMBER:
 98AON05290H
 Electronic versions are uncontrolled except when accessed directly from the Document Repository.

 DESCRIPTION:
 DIP39, 54.5x31.0 EP-2
 PAGE 1 OF 1

ON Semiconductor and use trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights or thers.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>