The NCP81523 is a dual rail, four plus one phase buck solution optimized for Intel's IMVP9.1 CPUs. The multi−phase rail control system is based on Dual−Edge pulse−width modulation (PWM) combined with DCR current sensing. This provides an ultra−fast initial response to dynamic load events and reduced system cost. The NCP81523 has an ultra−low offset current monitor amplifier with programmable offset compensation for high accuracy current monitoring.

#### **Features**

- Vin Range 4.5 V to 21 V
- Startup into Pre−Charged Loads While Avoiding False OVP
- Digital Soft Start Ramp
- Adjustable Vboot
- High Impedance Differential Output Voltage Amplifier
- Dual VID Table Support to be Compatible with IMVP9.1
- Support High Current Extensions
- Dynamic Reference Injection
- Programmable Output Voltage Slew Rates
- Dynamic VID Feed−Forward
- Differential Current Sense Amplifiers for Each Phase
- Programmable Adaptive Voltage Positioning (AVP)
- Adjustable Switching Frequency Range
- Digitally Stabilized Switching Frequency
- UltraSonic Operation
- Supports Acoustic Noise Mitigation Function
- Support for VCCIN AUX IMON Input
- PSYS Input Monitor (SVID address 0D)
- Meets Intel's IMVP9.1 Specifications
- Current Mode Dual Edge Modulation for Fast Initial Response to Transient Loading
- This is a Pb−Free Device

#### **Typical Applications**

• Desktop, Notebook and Ultra−book Computers



**CASE 485BE**

#### **MARKING DIAGRAM**



#### **ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.



**Figure 1. Internal Block Diagram**



**Figure 2. Typical Application Circuit**



#### **PIN FUNCTION DESCRIPTION**



#### **PIN FUNCTION DESCRIPTION**



1. "Regulator 1" is referred to as "Main" rail throughout the datasheet. "Main" is the primary rail with the highest phase count.

2. "Regulator 2" is referred to as "A" rail throughout the datasheet.

#### **Table 1. MAXIMUM RATINGS** (Note 3)



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

3. All signals referenced to GND unless noted otherwise

#### **Table 2. ESD Capability**



4. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per AEC−Q100−002 (EIA/JESD22−A114)

ESD Charged Device Model tested per AEC−Q100−011 (EIA/JESD22−C101)

Latch−up Current Maximum Rating: ≤ 200 mA per JEDEC standard: JESD78.

#### **Table 3. RECOMMENDED OPERATING CONDITIONS**



Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

5. JEDEC JESD 51−7 with 0 LFM.

#### **Table 4. THERMAL CHARACTERISTICS**



6. JEDEC JESD 51−7 with 0 LFM

#### <span id="page-6-0"></span>**Table 5. ELECTRICAL CHARACTERISTICS**

Unless otherwise stated:  $-10^{\circ}$ C < T<sub>A</sub> < 100°C; 4.75 V < V<sub>CC</sub> < 5.25 V; C<sub>VCC</sub> = 0.1 µF



Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

N\* is the phase configuration number in PS0.

[7](#page-8-0). Tested at 25°C / 5 V VCC only.

[8](#page-8-0). Guaranteed by characterization, not production tested.

#### **Table [5.](#page-6-0) ELECTRICAL CHARACTERISTICS**

Unless otherwise stated:  $-10^{\circ}$ C < T<sub>A</sub> < 100°C; 4.75 V < V<sub>CC</sub> < 5.25 V; C<sub>VCC</sub> = 0.1 µF



Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

N\* is the phase configuration number in PS0.

[7](#page-8-0). Tested at 25°C / 5 V VCC only.

[8](#page-8-0). Guaranteed by characterization, not production tested.

#### <span id="page-8-0"></span>**Table [5.](#page-6-0) ELECTRICAL CHARACTERISTICS**

Unless otherwise stated:  $-10^{\circ}\text{C} < T_A < 100^{\circ}\text{C}$ ; 4.75 V < V<sub>CC</sub> < 5.25 V; C<sub>VCC</sub> = 0.1 µF



Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

N\* is the phase configuration number in PS0.

7. Tested at 25°C / 5 V VCC only.

8. Guaranteed by characterization, not production tested.

#### **Start Up**

Following the rise of VCC above the UVLO threshold, externally programmed configuration data is collected, and all PWM outputs are set to Mid−level to prepare the gate drivers of the power stages for activation. When the controller is enabled, DRON is asserted (high) to activate the external gate drivers. A digital counter steps the DAC up from zero to the target boot voltage based on the Soft Start

Slew Rate in the spec table. As the DAC ramps, the PWM outputs of each rail will change from Mid−level to high when the first PWM pulse for that rail is produced. When the controller is disabled, the PWM signals return to Mid−level. The VR RDY signal is asserted when the controller is ready to accept the first SVID command.

#### **TIMING DIAGRAMS**





#### **Table 6. VR START UP AND ENABLE TIMINGS**



# **DEVICE CONFIGURATION**

#### **Phase and Rail Configuration**

During start−up, the number of operational phases of the multiphase rail is determined by the internal circuitry monitoring the CSP inputs. If a reduced phase count is required, the appropriate CSP pins should be externally pulled to VCC with a resistor during startup. Also, whether or not the PSYS function is active and responds to an address call on the SVID bus is determined by the internal circuitry monitoring the PSYS input. Tying the PSYS input to VCC will cause the PSYS rail to not respond to any calls to address 0Dh on the SVID bus.

#### **Basic Configuration**

The controller has four basic configuration features. On power up a 10 µA current is sourced from these pins through a resistor connected to this pin and the resulting voltage is measured. The following features will be programmed:

- SVID Address
- Slew Rate
- $\bullet$  V<sub>BOOT</sub>
- Output Voltage Step

#### **NCP81523R Fast V Mode**

VR\_HOT assertion for Fast V mode on/off selection as shown in Table [10.](#page-12-0) Fast V mode is disabled on the NCP81523.

#### **Switching Frequency**

Switching frequencies between 180 kHz and 1.17 MHz are programmed on power up with pulldown resistors on Rosc and RoscA pin. Switching frequency options are shown in Table [14](#page-13-0).

#### **ICCMAX**

The SVID interface provides the platform ICCMAX values at register 21h. Resistors to ground on the

PWM3/ICCMAX, PWM1A/ICCMAXA and ICCMAX\_AUXIN pins program these registers on power up.  $10 \mu A$  is sourced from this pin to generate a voltage on the program resistor. The value of the register is set by the equation below. The resistor value should be no less than  $10 \text{ k}\Omega$ .

$$
ICCMAX_{21h} = \frac{R \cdot 10 \mu A \cdot 255}{2.5 \text{ V}}
$$

#### **ICCMAX Additional Capability**

IMVP9.1 adds an option to extend the current range of the main rail by scaling the lsb size of register ICCMAX $_{21h}$  by  $2^{ICCMAX}\_\text{ADD50h}[1:0]$  amps (See Table 7). On the NCP81523, these register bits can be configured to 2 A per bit by enabling ICC\*2 MAIN\_RAIL mode. See Table [13](#page-12-0) for details on how to enable this mode.

#### **Table 7. ICCMAX CAPABILITY SCALING**



When ICC\*2 MAIN RAIL mode is enabled, the bits ICCMAX ADD $_{50h}[1:0]$  are set to 01b to indicate a scaling of 2 A per bit. This scaling applies to both the ICCMAX $_{21h}$ and the IOUT  $H_{15h}$  SVID registers. The bits ICCMAX ADD $_{50h}$ [4:2] are also set to 011b to indicate that the POUT\_H18h register value is scaled to 8 W per bit. See SVID register ICCMAX\_ADD<sub>50h</sub> description in Table [17](#page-19-0) for more details. Table [8](#page-11-0) shows the rail configurations when ICC\*2\_MAIN\_RAIL mode is enabled and disabled.

#### **ICC\*2\_MAIN\_RAIL Disabled Enabled** Main Rail  $ICCMAX<sub>21h</sub> LSB Size$  1A 2A IOUT<sub>15h</sub> LSB Size 1A 2A POUT<sub>18h</sub> LSB Size 8 W 4 W 8 W HIGHPOWER\_ICCMAX\_ADD<sub>50h</sub>[1:0] 00 01 01 HIGHPOWER ICCMAX ADD<sub>50h</sub>[4:2] 010 011 Loadline Weighting **12.2008 12.2009 12.50% 12.50%** A Rail ICCMAX<sub>21h</sub> LSB Size 1A  $IOUT_{15h}$  LSB Size 1A POUT<sub>18h</sub> LSB Size 4 W HIGHPOWER\_ICCMAX\_ADD<sub>50h</sub>[1:0] 00 HIGHPOWER\_ICCMAX\_ADD50h[4:2] 010 Loadline Weighting 83.75% **VCCIN\_AUX**  $\text{ICCMAX}_{21h}$  LSB Size 1A IOUT<sub>15h</sub> LSB Size 1A POUT<sub>18h</sub> LSB Size 4 W HIGHPOWER\_ICCMAX\_ADD<sub>50h</sub>[1:0] 00 HIGHPOWER\_ICCMAX\_ADD<sub>50h</sub>[4:2] 010

#### <span id="page-11-0"></span>**Table 8. RAIL SETTINGS FOR ICC\*2\_MAIN\_RAIL MODE**

#### **Ultrasonic Mode**

The switching frequency of a rail in DCM will decrease at very light loads. Ultrasonic Mode forces the switching frequency to stay above the audible range.

#### **CCM/DCM Operation**

In PS0, all rails operate in Continuous Conduction Mode (CCM) which uses the dual−edge control methodology. However, if PS0 is configured as one−phase instead of multi−phase, the control methodology changes to RPM operation. RPM has great transient performance in one−phase CCM operation. The RPM frequency average DC value is targeted to be similar to the PS0 Dual Edge frequency. However, the switching frequency of RPM depends on input voltage, output voltage, load current, inductor value, and output capacitor value. In PS1, all rails operate in one−phase CCM RPM. In PS2 and PS3, all rails operate in either CCM or Discontinuous Conduction Mode (DCM). It depends on load current in order to prevent loss of efficiency from negative inductor current.

#### **Table 9. NCP81523 SVID ADDRESS AND SLEW RATE**



#### <span id="page-12-0"></span>**Table 10. NCP81523R SVID ADDRESS, SLEW RATE AND FAST V MODE**

<b>Resistor</b> (k $\Omega$ )	<b>SR</b> (mV/us)	<b>Main Rail</b> <b>SVID Ad-</b> dress	A Rail <b>SVID</b> <b>Address</b>	VR HOT Asser- tion Fast V Mode
10	10	0	1	ON
14	30	0	1	ON
18.7	48	0	1	ON
24.3	10	0	1	<b>OFF</b>
30.9	30	0	1	<b>OFF</b>
38.3	48	0	1	<b>OFF</b>
47.5	10	0	$\overline{c}$	ON
59	30	0	$\overline{c}$	ON
71.5	48	0	$\overline{c}$	ON
86.6	10	0	$\overline{c}$	<b>OFF</b>
105	30	0	$\overline{c}$	OFF
127	48	0	$\overline{c}$	OFF

Table 11. V<sub>BOOT</sub> AND OUTPUT VOLTAGE STEP

Resistor $(k\Omega)$	$V_{\text{BOOT}}(V)$ Main rail	V <sub>BOOT</sub> (V) A rail	Output <b>Voltage Step</b>	
10	0V	0V	Both rail	
14	0V	1.05V	5mV/step	
18.7	1.05V	0V		
24.3	1.05V	1.05V		
30.9	0V	0V	<b>Both rail</b>	
38.3	0V	1.8V	10mV/step	
47.5	1.8V	0V		
59	1.8V	1.8V		
71.5	0V	0V	Main rail	
86.6	0V	1.8V	5mV/step. A rail	
105	1.05V	0V	10mV/step.	
127	1.05V	1.8V		
154	0V	0V	Main rail	
187	1.8V	0V	10mV/step. A rail 5mV/step.	
221	0V	1.05V		
280	1.8V	1.05V		

**Table 13. PIN OF ICC\*2\_MAIN\_RAIL CONFIGURATION**

#### **Table 12. POWER STATES**



#### **PSYS**

The PSYS pin is an analog input to the VR controller. PSYS is a system input power monitor that facilitates the monitoring of the total platform system power. The system power is sensed at the platform charging device, the VR controller facilitates reporting back current and through the SVID interface at address 0Dh.

# **AUX\_IN**

The AUX IMON current monitor input is a means of measuring the VCCIN\_AUX platform VR output current using the IMVP9.1 ADC. This input is used to digitize the VCCIN\_AUX output current information, which is sent to the IMVP9.1 PWM controller as an analog current mode signal proportional to the VCCIN\_AUX output current. The signal is converted to a voltage at the IMVP9.1 controller input pin by a termination resistor, located at the controller. A resistor with high input impedance should be selected to avoid loading effects on the signal. The AUX Current reading is scaled by ICCMAX\_AUXIN and can be read back on Register 0x15 of Rail 0x0D of the controller SVID bus.

### **Programming Pin**

This is a multifunction select pin used to set the operation of multiple features and the combination of these features enabled/disabled. Items programmed on this pin are ICC\*2\_MAIN\_RAIL which allows the user to select if the ICCMAX and IOUT reporting for the main rail is a 1 A or 2 A LSB step size. When off, the resolution is 1 A per LSB. When on, the resolution is set to 2 A per LSB which allows reporting of over 255 A on the main rail only.

The other options include dithering and acoustic noise solution.



<span id="page-13-0"></span>



#### **Input Voltage Feed−Forward (VRMP Pin)**

Ramp generator circuits are provided for the dual−edge modulator. The ramp generators implement input voltage feed−forward control by varying the ramp slopes proportional to the VRMP pin voltage. The VRMP pin also has a UVLO function, which is active only after the controller is enabled. The VRMP pin is high impedance input when the controller is disabled. For multi−phase operation, the dual−edge PWM ramp amplitude is changed according to the following:



**Figure 6. Ramp Feed Forward**

An external voltage divider is required on this VRMP pin. In order to scale the voltage seen on the VRMP pin, the voltage divider on the pin needs to be setup to maintain a ratio of 1/12. Typical resistor values may include 1  $M\Omega$  Rup / 90.9 k $\Omega$  Rdown or 1.1 M $\Omega$  Rup / 100 k $\Omega$  Rdown. UVLO on VRMP is inactive in PS4 power state and PS3 when a VID to 0 V is received.



**Figure 7. Ramp Feed Forward Circuit**

#### **Differential Current Feedback Amplifiers**

Each phase of the rail has a low offset, differential amplifier to sense the current of that phase in order to balance current. The CSREF and CSPx pins are high impedance inputs, but it is recommended that any external filter resistor RCSN does not exceed 10  $k\Omega$  to avoid offset due to leakage current.

It is also recommended that the voltage sense element be no less than  $0.5 \text{ m}\Omega$  for best current balance.

The external filter RCSN and CCSN time constant should match the inductor L/DCR time constant, but fine tuning of this time constant is generally not required. Phase current signals are summed with the COMP or ramp signals at their respective PWM comparator inputs in order to balance phase currents via a current mode control approach.

$$
R_{CSN} = \frac{L_{PHASE}}{C_{CSN} \cdot DCR}
$$



**Figure 8. Per Phase Current Sense Network**

#### **Total Current Sense Amplifier**

The multiphase rail uses a patented approach to sum the phase currents into a single, temperature compensated, total current signal. This signal is then used to generate the output voltage droop, total current limit, and the output current monitoring functions. The Rref(n) resistors average the voltages at the output terminals of the inductors to create a low impedance reference voltage at CSREF. The Rph resistors sum currents from the switch nodes to the virtual CSREF potential created at the CSSUM pin by the amplifier. The total current signal is the difference between the CSCOMP and CSREF voltages.

The amplifier filters, and amplifies, the voltage across the inductors in order to extract only the voltage across the inductor series resistances (DCR). An NTC thermistor (Rth) in the feedback network placed near the Phase 1 inductor senses the inductor temperature, and compensates both the DC gain and the filter time constant for the change in DCR with temperature. The Phase 1 inductor is chosen for the thermistor location so that the temperature of the inductor providing current in the PS1 power mode.

The DC gain equation for the DC total current signal is:

$$
V_{\text{CSCOMP}} - V_{\text{CSREF}} = \frac{R_{\text{CS2}} + \frac{R_{\text{CS1}} \cdot \text{Rth}}{R_{\text{CS1}} + \text{Rth}}}{\text{Rph}} \cdot \text{DCR} \cdot I_{\text{OUT}}
$$

Set the DC gain by adjusting the value of the Rph resistors in order to make the ratio of total current signal to output current equal the desired loadline. The values of Rcs1 and Rcs2 are set based on the effect of temperature on both the thermistor and inductor, and may need to be adjusted to eliminate output voltage temperature drift with the final product enclosure and cooling.



**Figure 9. Total Current Sense Amplifier**

The pole frequency of the CSCOMP filter should be set equal to the zero of the output inductor. This causes the total current signal to contain only the component of inductor voltage caused by the DCR voltage, and therefore to be proportional to inductor current. Connecting Ccs2 in parallel with Ccs1 allows fine tuning of the pole frequency using commonly available capacitor values. It is best to perform fine tuning during transient testing.

$$
F_Z = \frac{DCR_{25°C}}{2\pi \cdot L_{PHASE}}
$$

$$
F_P = \frac{1}{2\pi \cdot \left(R_{CS2} + \frac{R_{CS1} \cdot Rth}{R_{CS1} + Rth}\right) \cdot \left(C_{CS1} + C_{CS2}\right)}
$$

This signal then goes through a standard error compensation network and into the inverting input of the error amplifier.

The value of the CREF capacitor (in nF) on the CSREF pin should be:

$$
Cref = \frac{0.02 \cdot Rph}{Rref}
$$

#### **High Performance Voltage Error Amplifier**

The Remote Sense Amplifier output feeds a Type III compensation network formed by the Error Amplifier and external tuning components. The non−inverting input of the error amplifier is connected to the same reference voltage used to bias the Remote Sense Amplifier output.



# **Loadline Programming (VDROOP)**

An output loadline is a power supply characteristic wherein the regulated (DC) output voltage decreases proportional to load current. This characteristic can reduce the output capacitance required to maintain output voltage within limits during load transients faster than those to which the regulation loop can respond.

A load line is produced by adding a signal proportional to output load current  $(V_{DROOP})$  to the output voltage feedback signal – thereby satisfying the voltage regulator at an output voltage reduced proportional to load current. The load line is programmed by setting the gain of the Total Current Sense Amplifier such that the total current signal is equal to the desired output voltage droop.

$$
V_{DROOP} = \frac{R_{CS1} \cdot Rth}{R_{CS1} + Rth} \cdot DCR \cdot I_{OUT}
$$

For the main rail, loadline programming is dependent on its programmed ICCMAX value.

$$
Loadline = DCR \times \frac{RCS}{Rph} \times Weighting
$$

For ICC\*2 MAIN RAIL configuration enabled, , weighting  $= 87.50\%$ .

For ICC\*2 MAIN RAIL configuration disabled, weighting  $= 43.75\%$ .

For the A rail, loadline weighting  $= 93.75\%$ .

#### **Rail Remote Sense Amplifier**

A high performance high input impedance true differential amplifier is provided to accurately sense regulator output voltage. The VSP and VSN inputs should be connected to the regulator's output voltage sense points. The remote sense amplifier takes the difference of the output voltage with the DAC voltage and adds the droop voltage.

$$
V_{\text{DIFFOUT}} =
$$
  

$$
(V_{\text{VSP}} - V_{\text{VSN}}) + (1.3 V - V_{\text{DAC}}) + (V_{\text{DROOP}} - V_{\text{CSREF}})
$$

#### **Programming the Current Limit**

The current limit thresholds are programmed with a resistor between the ILIM and CSCOMP pins. The multiphase rails generates a replica of the CSREF pin voltage at the ILIM pin, and compares ILIM pin current to ICL0 and ICLM0 (ICL1 and ICLM1 in PS1, PS2 and PS3). The controller latches off if ILIM pin current exceeds ICL0 (ICL1 for PS1, PS2, and PS3) for  $t_{OCP}$   $_{DELAY}$ , and latches off immediately if ILIM pin current exceeds ICLM0 (ICLM1 for PS1, PS2 and PS3). Set the value of the current limit resistor RLIMIT according to the desired current limit Iout LIMIT.

$$
R_{LIMIT} = \frac{\frac{R_{CS1} + \frac{R_{CS1} + Rth}{R_{CS1} + Rth}}{Rph} \cdot DCR \cdot I_{OUT_{LIM}}}{10 \mu}
$$

#### **Programming IOUT**

The IOUT pin sources a current proportional to the ILIM current. The voltage on the IOUT pin is monitored by the internal A/D converter and should be scaled with an external resistor to ground such that a load equal to ICCMAX generates a 2.5 V signal on IOUT.

$$
R_{IOUT} = \frac{2.5 \text{ V} \cdot R_{LIM}}{R_{CS2} + \frac{R_{CS1} \cdot Rth}{R_{CS1} + Rth}} \cdot \frac{R_{CS1} \cdot Rth}{P_{Rph}} \cdot \frac{R_{CK1} \cdot Rth}{R_{Rph}}
$$

#### **Programming DAC Feed−Forward Filter**

The multiphase rail outputs a pulse of current from the VSN pin upon each increment of the internal DAC following a DVID UP command. A parallel RC network inserted into the path from VSN to the output voltage return sense point, VSS\_SENSE, causes these current pulses to temporarily decrease the voltage between VSP and VSN. This causes the output voltage during DVID to be regulated slightly higher, in order to compensate for the response of the DROOP function to current flowing into the charging output capacitors. In the following equations,  $C_{\text{OUT}}$  is the total output capacitance of the system.

$$
R_{FF} = \text{Cout} \cdot LL \cdot 453.6 \cdot 10^6
$$

$$
C_{FF} = \frac{LL \cdot \text{Cout}}{R_{FF}}
$$



#### **TSENSE Network**

A temperature sense input is provided for each rail. A precision current is sourced from the output of the TSENSE/A pins to generate a voltage on the temperature sense networks. The voltages on the temperature sense

inputs are sampled by the internal A/D converter. A 100k NTC similar to the Murata NCP15WF104E03RC should be used. Rcomp1 in the following Figure is optional, and can be used to slightly change the hysteresis. See the specification table for the thermal sensing voltage thresholds and source current.



**Figure 12. TSENSE Network**

#### **PWM Comparators**

The noninverting input of each comparator (one for each phase) is connected to the summation of the error amplifier output (COMP) and each phase current (IL×DCR×Phase Balance Gain Factor). The inverting input is connected to the triangle ramp voltage of that phase. The output of the comparator generates the PWM output. During steady state PS0 operation, the main rail PWM pulses are centered on the valley of the triangle ramp waveforms and both edges of the PWM signals are modulated. During a transient event, the duty cycle can increase rapidly as the error amp signal increases with respect to the ramps, to provide a highly linear and proportional response to the step load.



#### **Table 15. PHASE CONFIGURATION**

# **FAULT PROTECTION**

#### **Over Current Protection (OCP)**

A programmable total phase current limit is provided that is decreased when not operating in PS0 mode. This limit is programmed with a resistor between the CSCOMP and ILIM pins. The current from the ILIM pin to this resistor is compared to the ILIM Threshold Currents (ICL0, ICLM0, ICL1, and ICLM1). When the A rail is operating in PS0, if the ILIM pin current exceeds ICL0, an internal latch−off timer starts.

If the fault is not removed, the controller shuts down when the timer expires. If the current into the pin exceeds ICLM0, the controller shuts down immediately. When operating in PS1, PS2, or PS3, the ILIM pin current limits are ICL1 and ICLM1. To recover from an OCP fault, the EN pin or VCC voltage must be cycled low.

#### **Input Under−voltage Lockouts (UVLO)**

The VR monitors the 5 V VCC supply as well as the VRMP pin voltage. Hysteresis is incorporated within these monitors.

#### **Output Under Voltage Monitor**

The multiphase rail output voltage is monitored for under voltage at the output of the differential amplifier. If the

multiphase−phase rail output falls more than VUVM2 below the DAC−DROOP voltage, the UVM comparator will trip – sending the VR RDY signal low.

#### **Output Over Voltage Protection**

The multiphase phase output voltage is monitored for OVP at the VSP pin. During normal operation, if an output voltage exceeds the DAC voltage by VOVP, the VR\_RDY flag goes low, and the DAC voltage of the overvoltage rail will be slowly ramped down to 0 V to avoid producing a negative output voltage. At the same time, the PWM outputs of the overvoltage rail are sent low. The PWM output will pulse to mid−level during the DAC ramp down period if the output decreases below the DAC + OVP threshold as DAC decreases. When the DAC gets to zero, the PWMs will be held low, and the VR will stay in this mode until the VCC voltage or EN is toggled.

#### **Absolute OVP**

During start up, the OVP threshold is set to the absolute over voltage threshold. This allows the controller to start up without false triggering OVP.





# **Serial VID Interface (SVID)**

The Serial VID Interface (SVID Interface) is a 3 wire digital interface used to transfer power management information between the CPU (Master) and the VR controller (Slave). The 3 wires are clock (SCLK), data (SDIO) and ALERT#. The SCLK is unidirectional and generated by the master. The SDIO is bi−directional, used

for transferring data from the microprocessor to the VR controller and from the VR controller to the CPU. The ALERT# is an open drain output from the VR controller to signal to the master that the Status Register should be read.

Refer to the relevant Intel document for SVID routing and pull−up topologies. The SVID bus will operate at a max frequency of 43 MHz.

<span id="page-19-0"></span>



#### **Table 16. SLEW RATE**



#### **Table 17. SVID REGISTER MAP**



#### **Table [17.](#page-19-0) SVID REGISTER MAP**



#### **Table [17.](#page-19-0) SVID REGISTER MAP**



#### **Table 18. IVMP9.1 VID COMMAND**



onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the<br>information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products<br>and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,<br>and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal<br>Opportunity/Affirmative Action Employer. Thi

#### **ADDITIONAL INFORMATION**

**TECHNICAL PUBLICATIONS**: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** [www.onsemi.com](https://www.onsemi.com/)

**ONLINE SUPPORT**: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** [www.onsemi.com/support/sales](https://www.onsemi.com/support/sales)