Soft-Start Controlled Load Switch with Auto Discharge

The NCP331 is a low Ron N-channel MOSFET controlled by a soft-start sequence of 2 ms for mobile applications. The very low $R_{DS(on)}$ allows system supplying or battery charging up to DC 2A.The device is enable due to external, active high, enable pin.

Due to a current consumption optimization, leakage current is drastically decreased from the battery connected to the device, allowing long battery life.

Features

- 1.8 V 5.5 V Operating Range
- 33 m Ω N MOSFET
- DC Current Up to 2 A
- Peak Current Up to 5 A
- Built-in Soft-Start 2 ms
- Reverse Voltage Protection
- Output Discharge
- EN Logic Pin: Active High
- ESD Ratings: Machine Model = B Human Body Model = 2
- TSOP23-6 package
- This is a Pb–Free Device


Typical Applications


- Mobile Phones
- Tablets
- Digital Cameras
- GPS
- Computers



ON Semiconductor®


http://onsemi.com





ORDERING INFORMATION


See detailed ordering and shipping information on page 7 of this data sheet.





PIN FUNCTION DESCRIPTION

Pin Name	Pin Number	Туре	Description	
IN	5,6	POWER	Power–switch input voltage; connect a 0.1 μF or greater ceramic capacitor from IN to GND as close as possible to the IC.	
GND	4	POWER	Ground connection.	
EN	3	INPUT	Enable input, logic high turns on power switch.	
OUT	1,2	OUTPUT	Power–switch output; connect a 0.1 μF ceramic capacitor from OUT to GND as close as possible to the IC is recommended.	



BLOCK DIAGRAM

Figure 2. Block Diagram

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
IN, OUT, EN, Pins:	V _{EN,} V _{IN,} V _{OUT}	-0.3 to +7.0	V
From IN to OUT Pins: Input/Output	V _{IN,} V _{OUT}	-7.0 to +7.0	V
Maximum Junction Temperature Range	TJ	-40 to +125	°C
Storage Temperature Range	T _{STG}	-40 to +150	°C
ESD Withstand Voltage Human Body model (HBM), model = 2, Machine Model (MM) model = B, (Note 1)	Vesd	2500 200	V
Moisture Sensitivity (Note 2)	MSL	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality Should not be assumed, damage may occur and reliability may be affected.
 According to JEDEC standard JESD22–A108.
 Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J–STD–020.

OPERATING CONDITIONS

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IN}	Operational Power Supply		1.8		5.5	V
V _{EN}	Enable Voltage		0		5.5	
T _A	Ambient Temperature Range		-40	25	+ 85	°C
Τ _J	Junction Temperature Range		-40	25	+ 125	°C
C _{IN}	Decoupling Input Capacitor		0.1			μF
C _{OUT}	Decoupling Output Capacitor		0.1			μF
R _{0JA}	Thermal Resistance – Junction-to-Air	(Notes 3 and 4)		305		°C/W
I _{OUT}	Maximum DC Current				2	A
P _D	Power Dissipation Rating (Note 7)	$T_A \le 25^{\circ}C$		0.37		W
		$T_A = 85^{\circ}C$		0.13		W

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. The $R_{\theta JA}$ is dependent of the PCB heat dissipation.

4. The maximum power dissipation (P_D) is given by the following formula:

ELECTRICAL CHARACTERISTICS Min & Max Limits apply for T_A between -40°C to +85°C and T_J up to + 125°C for V_{IN} between 1.8 V to 5.5 V (Unless otherwise noted). Typical values are referenced to T_A = + 25°C and V_{IN} = 5 V.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
POWER SWITCH							
Р	Static drain-source on-state resistance	V _{IN} = 3 V, V _{IN} = 5 V,	$T_{\rm J} = 25^{\circ}{\rm C}$		33		
R _{DS(on)}		TSOP package	–40°C < T _J < 125°C			60	mΩ
T _{EN}	T _{EN} Gate turn on	V _{IN} = 3.3 V	From EN Vih to V _{OUT} rising. (Note 5), C _{LOAD} = 0.1 μ F, R _{LOAD} = 10 Ω		60	200	μs
	V _{IN} = 3.0 V	From EN Vih to 10% V _{OUT} rising. C _{LOAD} = 1 μ F, R _{LOAD} = 25 Ω		278	500	μs	
т	T _R Output rise time	V _{IN} = 3.3 V	C_{LOAD} = 0.1 µF, R_{LOAD} = 10 Ω (Note 5), from En to 95% V_{OUT}	1.2	2.05	3	
'R		V _{IN} = 3.0 V	C_{LOAD} = 1 μ F, R_{LOAD} = 25 Ω (Note 6), from 10% to 90% V_{OUT}	1.00	1.65	2.36	
Tdis	Disable time	V _{IN} = 3.0 V	From EN high to low to V _{OUT} falling		0.3		ms
Τ _F	Output fall time	V _{IN} = 3 V	C_{LOAD} = 1 µF, R_{LOAD} = 25 Ω (Note 6)	0.1	0.18	0.5	
T _{OFF}	Output off time	V _{IN} = 3 V	C_{LOAD} = 1 µF, R_{LOAD} = 25 Ω (Notes 6 & 7), from EN to 10% V _{OUT}	0.3	0.5	0.8	

ENABLE INPUT EN

V _{IH}	High-level input voltage	1.15			V
V _{IL}	Low-level input voltage			0.85	V
R _{pd}	En pull-down resistor	1.1	1.5	1.8	MΩ
R _{dis}	Output discharge resistor	200	400	600	Ω

REVERSE-LEAKAGE PROTECTION

I_{REV} Reverse-current protection $V_{IN} = 0 V, V_{OUT} = 4.2 V$ (part disable), $T_A = 25^{\circ}C$		0.3	1.2	μA	
---	--	-----	-----	----	--

QUIESCENT CURRENT

Istb	Standby current	En Iow, Vin = 3 V	1.3	3	μA
lq	Current consumption	No load, En high, Vin = 3 V	11	15	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Guaranteed by correlation with 3.0 V production test. 6. Parameters are guaranteed for C_{LOAD} and R_{LOAD} connected to the OUT pin with respect to the ground. 7. Guaranteed by T_{fall} and $R_{discharge}$ tests.







Figure 3. Timings

TYPICAL CHARACTERISTICS



FUNCTIONAL DESCRIPTION

Overview

The NCP331 is a high side N channel MOSFET power distribution switch designed to connect external voltage directly to the system.

Enable Input

Enable pin is an active high.

The part is in disable mode when EN is tied to low. Power MOSFET is opened. Pull down resistor is placed to maintained the part off if En pin is not externally driven.

The parts becomes in enable mode if EN is tied high and Power MOSFET is turned of after ten and t_{rise} times.

Auto Discharge

NMOS FET is placed between the output pin and GND, in order to discharge the application capacitor connected on OUT pin. The auto-discharge is activated when EN pin is set to low level (disable state).

The discharge path (Pull down NMOS) stays activated as long as EN pin is set at low level.

Blocking Control

The blocking control circuitry switches the bulk of the power NMOS. When the part is off (No V_{in} or EN tied to GND externally), the body diode limits the leakage current I_{REV} from OUT to IN. In this mode, anode of the body diode is connected to IN pin and cathode is connected to OUT pin. In operating condition, anode of the body diode is connected to OUT pin and cathode is connected to IN pin preventing the discharge of the power supply.

APPLICATION INFORMATION

Power Dissipation

IOUT

The device's junction temperature depends on different contributor factor such as board layout, ambient temperature, device environment, etc... Yet, the main contributor in term of junction temperature is the power dissipation of the power MOSFET. Assuming this, the power dissipation and the junction temperature in normal mode can be calculated with the following equations:

 $P_{D} = R_{DS(on)} \times (I_{OUT})^{2}$ $P_{D} = Power dissipation (W)$ $R_{DS(on)} = Power MOSFET on resistance (\Omega)$

= Output current (A)

 $\mathsf{T}_\mathsf{J} = \mathsf{P}_\mathsf{D} \times \mathsf{R}_{\theta \mathsf{J} \mathsf{A}} + \mathsf{T}_\mathsf{A}$

T _J	= Junction temperature (°C)
$R_{\theta JA}$	= Package thermal resistance (°C/W)
TA	= Ambient temperature (°C)

PCB Recommendations

The NCP331 integrates an up to 2A rated NMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, the $R_{\theta JA}$ of the package can be decreased, allowing higher power dissipation.

ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NCP331SNT1G	331	TSOP–6 (Pb–Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

onsemi

TSOP-6 CASE 318G-02 ISSUE V DATE 12 JUN 2012 SCALE 2:1 NOTES: D 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. 2 Η MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM З. LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D 4 ¥ 12 4 GAUGE E1 Е AND E1 ARE DETERMINED AT DATUM H. 5. PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE. 2 4 MILLIMETERS М NOTE 5 b DIM MIN NOM MAX 0.90 1.10 DETAIL Z Α 1.00 A1 0.01 0.06 0.10 b 0.25 0.38 0.50 с 0.10 0 18 0.26 D 2.90 3.00 3.10 С Е 2.50 2.75 Α 3.00 $|\cap$ 0.05 E1 1.30 1.50 1.70 e L 0.85 0.95 1.05 0.40 0.20 0.60 Δ1 L2 M 0.25 BSC DETAIL Z 10° 0 STYLE 2: PIN 1. EMITTER 2 2. BASE 1 STYLE 3: PIN 1. ENABLE 2. N/C STYLE 4: PIN 1. N/C 2. V in STYLE 5: PIN 1. EMITTER 2 2. BASE 2 STYLE 6: PIN 1. COLLECTOR 2. COLLECTOR STYLE 1: PIN 1. DRAIN 2. DRAIN COLLECTOR 1 EMITTER 1 3. GATE 4. SOURCE З. 3. R BOOST 4. Vz 3. NOT USED 4. GROUND 3. COLLECTOR 1 4. EMITTER 1 3. BASE 4. EMITTER 4. 5. ENABLE 6. LOAD 5. COLLECTOR 6. COLLECTOR 5. DRAIN 5. BASE 2 5. V in 5. BASE 1 6. V out 6. COLLECTOR 2 6. COLLECTOR 2 6. DRAIN STYLE 10: STYLE 11: STYLE 8: STYLE 9: STYLE 12: STYLE 7 PIN 1. COLLECTOR PIN 1. Vbus PIN 1. LOW VOLTAGE GATE PIN 1. D(OUT)+ PIN 1. SOURCE 1 PIN 1. I/O 2. DRAIN 2 2. GROUND 2. COLLECTOR 2. D(in) 2. DRAIN 2. GND 3. D(in)+ 4. D(out)+ 3. SOURCE 4. DRAIN 3. D(OUT)-4. D(IN)-3. BASE DRAIN 2 3. I/O З. 4 N/C 4 I/O 4 SOURCE 2 5. COLLECTOR 5. D(out) 6. GND 5. 5. VBUS 6. D(IN)+ 5. GATE 1 6. DRAIN 1/GATE 2 5. VCC 6. I/O DRAIN 6. HIGH VOLTAGE GATE 6. EMITTER STYLE 13: PIN 1. GATE 1 STYLE 14: PIN 1. ANODE STYLE 15: PIN 1. ANODE STYLE 16: PIN 1. ANODE/CATHODE STYLE 17: PIN 1. EMITTER 2. SOURCE 2 2. SOURCE 2. SOURCE 2. BASE 2. BASE 3 EMITTER 3 ANODE/CATHODE 3. GATE 2 3 GATE 3 GATE 4. DRAIN 2 4. CATHODE/DRAIN 4. DRAIN 4 COLLECTOR ANODE 5. CATHODE/DRAIN CATHODE 5. SOURCE 1 5. N/C 5. ANODE 5. DRAIN 1 6. CATHODE/DRAIN 6. CATHODE CATHODE COLLECTOR 6. 6. 6. GENERIC RECOMMENDED **MARKING DIAGRAM*** SOLDERING FOOTPRINT* 0.60 XXXAYW= XXX M= 0 o 1LI 6X 3.20 IC STANDARD 0.95 XXX = Specific Device Code XXX = Specific Device Code А =Assembly Location Μ = Date Code Y = Pb-Free Package = Year W = Work Week 0.95 = Pb-Free Package PITCH DIMENSIONS: MILLIMETERS *This information is generic. Please refer to device data *For additional information on our Pb-Free strategy and soldering sheet for actual part marking. Pb-Free indicator, "G" details, please download the ON Semiconductor Soldering and or microdot "•", may or may not be present. Some Mounting Techniques Reference Manual, SOLDERRM/D. products may not follow the Generic Marking. Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98ASB14888C Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 TSOP-6
 PAGE 1 OF 1

 onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular

purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>