# 1.8 V/2.5 V/3.3 V 8 GHz/14 Gbps Differential 1:4 Clock/Data CML Fanout Buffer w/ Selectable Input Equalizer

Multi-Level Inputs w/ Internal Termination

# NB7VQ14M

#### Description

The NB7VQ14M is a high performance differential 1:4 CML fanout buffer with a selectable Equalizer receiver. When placed in series with a Clock /Data path operating up to 8 GHz or 14 Gb/s, respectively, the NB7VQ14M inputs will compensate the degraded signal transmitted across a FR4 PCB backplane or cable interconnect and output four identical CML copies of the input signal with a 1.8 V, 2.5 V or 3.3 V power supply. Therefore, the serial data rate is increased by reducing Inter-Symbol Interference (ISI) caused by losses in copper interconnect or long cables. The EQualizer ENable pin (EQEN) allows the IN/IN inputs to either flow through or bypass the Equalizer section. Control of the Equalizer function is realized by setting EQEN; When EQEN is set Low, the  $IN/\overline{IN}$  inputs bypass the Equalizer. When EQEN is set High, the IN/IN inputs flow through the Equalizer. The default state at start-up is LOW. As such, NB7VQ14M is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock/Data distribution applications.

The differential inputs incorporate internal 50  $\Omega$  termination resistors that are accessed through the VT pin. This feature allows the NB7VQ14M to accept various logic level standards, such as LVPECL, CML or LVDS. The 1:4 fanout design was optimized for low output skew applications.

The NB7VQ14M is a member of the GigaComm<sup>™</sup> family of high performance clock products.


# Features

- Input Data Rate > 14 Gb/s, Typical
- Input Clock Frequency > 8 GHz, Typical
- 165 ps Typical Propagation Delay
- 30 ps Typical Rise and Fall Times
- < 15 ps Maximum Output Skew
- < 0.8 ps Maximum RMS Clock Jitter
- < 10 ps pp of Data Dependent Jitter
- Differential CML Outputs, 400 mV Peak-to-Peak, Typical
- Selectable Input Equalization
- Operating Range:  $V_{CC} = 1.71$  V to 3.6 V with GND = 0 V
- Internal Input Termination Resistors,  $50 \Omega$
- -40°C to +85°C Ambient Operating Temperature
- These are Pb–Free Devices




# **ON Semiconductor®**

www.onsemi.com




\*For additional marking information, refer to Application Note <u>AND8002/D</u>.






#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.







# Figure 2. QFN-16 Pinout (Top View)

### Table 1. EQUALIZER ENABLE FUNCTION

EQEN	Function
0	IN / $\overline{\text{IN}}$ Inputs By–pass the Equalizer section
1	Inputs flow through the Equalizer

#### **Table 2. PIN DESCRIPTION**

Pin	Name	I/O	Description
1	IN	LVPECL, CML, LVDS Input	Non-inverted Differential Input. (Note 1)
2	VT		Internal 100 $\Omega$ Center-tapped Termination Pin for IN / $\overline{\text{IN}}$
3	VREFAC		Output Voltage Reference for Capacitor-Coupled Inputs, only
4	ĪN	LVPECL, CML, LVDS Input	Inverted Differential Input. (Note 1)
5	EQEN	LVCMOS Input	Equalizer Enable Input; pin will default LOW when left open (has internal pull-down resistor)
6	<u>Q3</u>	CML Output	Inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to $V_{CC}.$
7	Q3	CML Output	Non-inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to V <sub>CC</sub> .
8	VCC	-	Positive Supply Voltage
9	<u>Q2</u>	CML Output	Inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to $V_{CC}.$
10	Q2	CML Output	Non-inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to V <sub>CC</sub> .
11	<u>Q1</u>	CML Output	Inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to $V_{CC}.$
12	Q1	CML Output	Non-inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to V <sub>CC</sub> .
13	VCC	-	Positive Supply Voltage
14	Q0	CML Output	Inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to $V_{CC}.$
15	Q0	CML Output	Non-inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to V <sub>CC</sub> .
16	GND	-	Negative Supply Voltage
_	EP	_	The Exposed Pad (EP) on the QFN-16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to the die, and must be electrically and thermally connected to GND on the PC board.

In the differential configuration when the input termination pin (VT) is connected to a common termination voltage or left open, and if no signal is applied on IN / IN input, then, the device will be susceptible to self-oscillation.
 All VCC and GND pins must be externally connected to a power supply for proper operation.

#### **Table 3. ATTRIBUTES**

Characteristics	Value
ESD Protection Human Body Model Machine Model	> 2 kV > 200 V
R <sub>PD</sub> – EQEN Input Pulldown Resistor	75 kΩ
Moisture Sensitivity (Note 3) 16–QFN	Level 1
Flammability Rating Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in
Transistor Count	210
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

3. For additional information, see Application Note AND8003/D.

#### **Table 4. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Power Supply – Core	GND = 0 V		4.0	V
V <sub>IO</sub>	Positive Input/Output Voltage	GND = 0 V		–0.5 to V <sub>CC</sub> + 0.5	V
V <sub>INPP</sub>	Differential Input Voltage  IN – IN			1.89	V
I <sub>IN</sub>	Input Current Through $R_T$ (50 $\Omega$ Resistor)			±40	mA
I <sub>OUT</sub>	Output Current Through $R_T$ (50 $\Omega$ Resistor)			±40	mA
IVFREFAC	VREFAC Sink/Source Current			±1.5	mA
Τ <sub>Α</sub>	Operating Temperature Range	16 QFN		-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient) (Note 4)	0 lfpm 500 lfpm	16 QFN 16 QFN	42 35	°C/W °C/W
θ <sub>JC</sub>	Thermal Resistance (Junction-to-Case) (Note 4)		16 QFN	4	°C/W
T <sub>sol</sub>	Wave Solder Pb-Free			265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 5. DC CHARACTERISTICS.	<b>ULTI-LEVEL INPUTS</b> $V_{CC} = 1.71$ V to 3.6 V, GND = 0 V, $T_A = -40^{\circ}$ C to 85°C	C (Note 5)

Symbol	Characteristic		Min	Тур	Max	Unit
POWER S	UPPLY CURRENT					
V <sub>CC</sub>	Power Supply Voltage	$V_{CC} = 3.3 V$ $V_{CC} = 2.5 V$ $V_{CC} = 1.8 V$	3.135 2.375 1.71	3.3 2.5 1.8	3.6 2.625 1.89	V
I <sub>CC</sub>	Power Supply Current (Inputs and Outputs Open)			170	210	mA

CML OUTPUTS (Note 6)

V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3.3 V V <sub>CC</sub> = 2.5 V V <sub>CC</sub> = 1.8 V	2470	V <sub>CC</sub> – 5 3295 2495 1795	V <sub>CC</sub> 3300 2500 1800	mV
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3.3 V V <sub>CC</sub> = 2.5 V V <sub>CC</sub> = 1.8 V		V <sub>CC</sub> – 425 2875 2075 1375	V <sub>CC</sub> – 325 2975 2175 1475	mV

#### DIFFERENTIAL INPUT DRIVEN SINGLE-ENDED (see Figures 5 and 7) (Note 7)

V <sub>IH</sub>	Single-ended Input HIGH Voltage	V <sub>th</sub> + 100	V <sub>CC</sub>	mV
V <sub>IL</sub>	Single-ended Input LOW Voltage	GND	V <sub>th</sub> –100	mV
V <sub>th</sub>	Input Threshold Reference Voltage Range (Note 8)	1050	V <sub>CC</sub> – 100	mV
V <sub>ISE</sub>	Single-ended Input Voltage Amplitude (VIH - VIL)	200	2800	mV

#### VREFAC

V <sub>REFAC</sub>	Output Reference Voltage @ 100 µA for capacitor -		V <sub>CC</sub> – 650	V <sub>CC</sub> – 500	V <sub>CC</sub> – 350	mV
	only (Note 9)	V <sub>CC</sub> = 3.3 V V <sub>CC</sub> = 2.5 V		2800 2000	2950 2150	
		V <sub>CC</sub> = 1.8 V	1150	1300	1450	

#### DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (see Figures 6 and 8) (Note 9)

V <sub>IHD</sub>	Differential Input HIGH Voltage	1200	V <sub>CC</sub>	mV
V <sub>ILD</sub>	Differential Input LOW Voltage	0	V <sub>IHD</sub> – 100	mV
V <sub>ID</sub>	Differential Input Voltage (V <sub>IHD</sub> - V <sub>ILD</sub> )	100	1200	mV
V <sub>CMR</sub>	Input Common Mode Range (Differential Configuration) (Note 10) (Figure 9)	1050	V <sub>CC</sub> – 50	mV
I <sub>IH</sub>	Input HIGH Current IN / IN, (VT Open)	-150	150	μΑ
IIL	Input LOW Current IN / IN, (VT Open)	-150	150	μΑ

**CONTROL INPUTS (EQEN)** 

V <sub>IH</sub>	Input HIGH Voltage for Control Pins	V <sub>CC</sub> x 0.65	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage for Control Pins	GND	V <sub>CC</sub> x 0.35	V
I <sub>IH</sub>	Input HIGH Current	-150	150	μΑ
IIL	Input LOW Current	-150	150	μΑ

**TERMINATION RESISTORS** 

R <sub>TIN</sub>	Internal Input Termination Resistor	45	50	55	Ω
R <sub>TOUT</sub>	Internal Output Termination Resistor	45	50	55	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

5. Input and output parameters vary 1:1 with  $V_{CC}$ .

6. CML outputs loaded with 50  $\Omega$  to V<sub>CC</sub> for proper operation.

V<sub>th</sub>, V<sub>IH</sub>, V<sub>IL</sub>, and V<sub>ISE</sub> parameters must be complied with simultaneously.
 V<sub>th</sub> is applied to the complementary input when operating in single-ended mode.
 V<sub>IHD</sub>, V<sub>ILD</sub>, V<sub>ID</sub>, and V<sub>CMR</sub> parameters must be complied with simultaneously.

10. V<sub>CMR</sub> min varies 1:1 with GND, V<sub>CMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>CMR</sub> range is referenced to the crosspoint side of the differential input signal.

Symbol	Characteristic		Min	Тур	Max	Unit
f <sub>MAX</sub>	Maximum Input Clock Frequency; V	<sub>OUT</sub> ≥ 200 mV	7	8.5		GHz
f <sub>DATAMAX</sub>	Maximum Operating Data Rate NRZ, (PRBS23)		10	14		Gbps
V <sub>OUTPP</sub>	Output Voltage Amplitude, EQEN = 0 or 1 (Note 15) (See Figure 10)	f <sub>in</sub> ≤ 7 GHz	200	400		mV
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay	IN to Q <sub>x</sub>	125	175	225	ps
t <sub>SKEW</sub>	Duty Cycle Skew (Note 12) Output – Output Within Device Skew Device to Device Skew			3	15 15 50	ps
t <sub>DC</sub>	Output Clock Duty Cycle (Reference Duty Cycle = 50%)	f <sub>in</sub> ≤ 7 GHz	40	50	60	%
$\Phi_{\sf N}$	Phase Noise, fin = 1 GHz	10 kHz 100 kHz 1 MHz 10 MHz 20 MHz 40 MHz		-134 -136 -150 -151 -151 -151		dBc
t <sub>∫ΦN</sub>	Integrated Phase Jitter f <sub>in</sub> = 1 GHz, 12 kHz – 20 MHz Offset (RMS)			35		fs
tJITTER	RMS Random Clock Jitter (Note 13) Peak–to–Peak Data Dependent Jitter (Note 14) $f_{IN} \le 14$ Gbps EQEN $f_{IN} \le 10$ Gbps EQEN			0.2	0.8 10 10	ps rms ps pk–pk ps pk–pk
V <sub>INPP</sub>	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 15)		100		1200	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times @ 1.0 GHz (20% – 80%)	Qx, Qx	15	30	45	ps

Table 6. AC CHARACTERISTICS $V_{CC}$ = 1.71 V to 3.6 V, GND = 0 V, $T_A$ = -40°C to 85°C	(Note 11)
--	-----------

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

11. Measured by forcing V<sub>INPP</sub> 400mV from a 50% duty cycle clock source. All loading with an external  $R_L = 50 \Omega$  to V<sub>CC</sub>. Input edge rates 40 ps (20% - 80%).

12. Skew is measured between outputs under identical transitions and conditions @ 0.5 GHz. Duty cycle skew is measured between differential outputs using the deviations of the sum of Tpw- and Tpw+ @ 0.5 GHz.

13. Additive RMS jitter with 50% duty cycle clock signal.

14. Additive peak-to-peak data dependent jitter with input NRZ data at PRBS23.

15. Input and output voltage swings are single-ended measurements operating in a differential mode.







Figure 3. CLOCK Output Voltage Amplitude (V<sub>OUTPP</sub>) vs. Input Frequency (f<sub>in</sub>) at Ambient Temperature (Typical)










































Figure 12. LVDS Interface






Figure 13. Standard 50  $\Omega$  Load CML Interface














Figure 17. Typical NB7VQ14M Equalizer Application and Interconnect with PRBS23 pattern at 6.5 Gbps, EQEN = 1


#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NB7VQ14MMNG	QFN-16 (Pb-Free)	123 Units / Tube
NB7VQ14MMNHTBG	QFN-16 (Pb-Free)	100 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

GigaComm is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

# onsemi



onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>