## **Timers**

The MC1455 monolithic timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode, time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free-running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200 mA or drive TTL circuits.

#### **Features**

- Direct Replacement for NE555 Timers
- Timing from Microseconds through Hours
- Operates in Both Astable and Monostable Modes
- Adjustable Duty Cycle
- High Current Output Can Source or Sink 200 mA
- Output Can Drive TTL
- Temperature Stability of 0.005% per °C
- Normally ON or Normally OFF Output
- Pb-Free Packages are Available




Figure 1. 22 Second Solid State Time Delay Relay Circuit




Figure 2. Representative Block Diagram



#### ON Semiconductor®

http://onsemi.com

#### **MARKING DIAGRAMS**



SOIC-8 **D SUFFIX CASE 751** 





PDIP-8 P1 SUFFIX **CASE 626** 




= B or V = BP1 or P1 ууу = Assembly Location = Wafer Lot

= Year W. WW = Work Week = Pb-Free Package

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.



Test circuit for measuring DC parameters (to set output and measure parameters):

- a) When  $V_S \ge 2/3 V_{CC}$ ,  $V_O$  is low.

1

b) When  $V_S \le 1/3 \, V_{CC}, \, V_O$  is high. c) When  $V_O$  is low, Pin 7 sinks current. To test for Reset, set  $V_O$ high, apply Reset voltage, and test for current flowing into Pin 7. When Reset is not in use, it should be tied to V<sub>CC</sub>.

Figure 3. General Test Circuit

#### **MAXIMUM RATINGS** ( $T_A = +25^{\circ}C$ , unless otherwise noted.)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	+18	Vdc
Discharge Current (Pin 7)	I <sub>7</sub>	200	mA
Power Dissipation (Package Limitation) P1 Suffix, Plastic Package Derate above T <sub>A</sub> = +25°C D Suffix, Plastic Package Derate above T <sub>A</sub> = +25°C	P <sub>D</sub>	625 5.0 625 160	mW mW/°C mW °C/W
Operating Temperature Range (Ambient) MC1455B MC1455 NCV1455B	T <sub>A</sub>	-40 to +85 0 to +70 -40 to +125	°C
Maximum Operating Die Junction Temperature	TJ	+150	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### **ELECTRICAL CHARACTERISTICS** ( $T_A = +25^{\circ}C$ , $V_{CC} = +5.0 \text{ V}$ to +15 V, unless otherwise noted.)

Characteristics	Symbol	Min	Тур	Max	Unit
Operating Supply Voltage Range	V <sub>CC</sub>	4.5	_	16	V
Supply Current $V_{CC} = 5.0 \text{ V, } R_L = \infty$ $V_{CC} = 15 \text{ V, } R_L = \infty \text{, Low State (Note 1)}$	Icc	- -	3.0 10	6.0 15	mA
Timing Error (R = 1.0 k $\Omega$ to 100 k $\Omega$ ) (Note 2) Initial Accuracy C = 0.1 $\mu$ F Drift with Temperature Drift with Supply Voltage		- - -	1.0 50 0.1	- - -	% PPM/°C %/V
Threshold Voltage/Supply Voltage	V <sub>th</sub> /V <sub>CC</sub>	-	2/3	_	
Trigger Voltage $V_{CC} = 15 \text{ V}$ $V_{CC} = 5.0 \text{ V}$	V <sub>T</sub>	- -	5.0 1.67	- -	V
Trigger Current	I <sub>T</sub>	_	0.5	_	μΑ
Reset Voltage	V <sub>R</sub>	0.4	0.7	1.0	V
Reset Current	I <sub>R</sub>	_	0.1	_	mA
Threshold Current (Note 3)	I <sub>th</sub>	_	0.1	0.25	μΑ
Discharge Leakage Current (Pin 7)	I <sub>dischg</sub>	-	-	100	nA
Control Voltage Level  V <sub>CC</sub> = 15 V  V <sub>CC</sub> = 5.0 V	V <sub>CL</sub>	9.0 2.6	10 3.33	11 4.0	V
Output Voltage Low $ \begin{array}{c} I_{Sink} = 10 \text{ mA } (V_{CC} = 15 \text{ V}) \\ I_{Sink} = 50 \text{ mA } (V_{CC} = 15 \text{ V}) \\ I_{Sink} = 100 \text{ mA } (V_{CC} = 15 \text{ V}) \\ I_{Sink} = 200 \text{ mA } (V_{CC} = 15 \text{ V}) \\ I_{Sink} = 8.0 \text{ mA } (V_{CC} = 5.0 \text{ V}) \\ I_{Sink} = 5.0 \text{ mA } (V_{CC} = 5.0 \text{ V}) \end{array} $	V <sub>OL</sub>	- - - - -	0.1 0.4 2.0 2.5 - 0.25	0.25 0.75 2.5 - - 0.35	V
Output Voltage High $ \begin{array}{c} V_{CC} = 15 \text{ V (}I_{Source} = 200 \text{ mA)} \\ V_{CC} = 15 \text{ V (}I_{Source} = 100 \text{ mA)} \\ V_{CC} = 5.0 \text{ V (}I_{Source} = 100 \text{ mA)} \end{array} $	V <sub>OH</sub>	- 12.75 2.75	12.5 13.3 3.3	- - -	V
Rise Time Differential Output	t <sub>r</sub>	-	100	_	ns
Fall Time Differential Output	t <sub>f</sub>	-	100	_	ns

- 'Supply current when output is high is typically 1.0 mA less.
   Tested at V<sub>CC</sub> = 5.0 V and V<sub>CC</sub> = 15 V Monostable mode.
   This will determine the maximum value of R<sub>A</sub> + R<sub>B</sub> for 15 V operation. The maximum total R = 20 MΩ.
   T<sub>low</sub> = 0°C for MC1455, T<sub>low</sub> = -40°C for MC1455B, NCV1455B
   T<sub>high</sub> = +70°C for MC1455, T<sub>high</sub> = +85°C for MC1455B, T<sub>high</sub> = +125°C for NCV1455B
   NCV prefix is for Automotive and other applications requiring site and change control.




Figure 4. Trigger Pulse Width




Figure 5. Supply Current




Figure 6. High Output Voltage




Figure 7. Low Output Voltage @ V<sub>CC</sub> = 5.0 Vdc




Figure 8. Low Output Voltage @ V<sub>CC</sub> = 10 Vdc




Figure 9. Low Output Voltage @ V<sub>CC</sub> = 15 Vdc




Figure 10. Delay Time versus Supply Voltage

Figure 11. Delay Time versus Temperature




Figure 12. Propagation Delay versus Trigger Voltage




Figure 13. Representative Circuit Schematic

#### **GENERAL OPERATION**

The MC1455 is a monolithic timing circuit which uses an external resistor – capacitor network as its timing element. It can be used in both the monostable (one–shot) and astable modes with frequency and duty cycle controlled by the capacitor and resistor values. While the timing is dependent upon the external passive components, the monolithic circuit provides the starting circuit, voltage comparison and other functions needed for a complete timing circuit. Internal to the integrated circuit are two comparators, one for the input signal and the other for capacitor voltage; also a flip–flop and digital output are included. The comparator reference voltages are always a fixed ratio of the supply voltage thus providing output timing independent of supply voltage.

#### **Monostable Mode**

In the monostable mode, a capacitor and a single resistor are used for the timing network. Both the threshold terminal and the discharge transistor terminal are connected together in this mode (refer to circuit in Figure 14). When the input voltage to the trigger comparator falls below  $1/3~V_{\rm CC}$ , the comparator output triggers the flip–flop so that its output sets low. This turns the capacitor discharge transistor "off" and drives the digital output to the high state. This condition allows the capacitor to charge at an exponential rate which is set by the RC time constant. When the capacitor voltage reaches  $2/3~V_{\rm CC}$ , the threshold comparator resets the flip–flop. This action discharges the timing capacitor and returns the digital output to the low state. Once the flip–flop

has been triggered by an input signal, it cannot be retriggered until the present timing period has been completed. The time that the output is high is given by the equation  $t = 1.1 R_A C$ . Various combinations of R and C and their associated times are shown in Figure 16. The trigger pulse width must be less than the timing period.

A reset pin is provided to discharge the capacitor, thus interrupting the timing cycle. As long as the reset pin is low, the capacitor discharge transistor is turned "on" and prevents the capacitor from charging. While the reset voltage is applied the digital output will remain the same. The reset pin should be tied to the supply voltage when not in use.





Figure 14. Monostable Circuit



 $(R_A$  = 10  $k\Omega,$  C = 0.01  $\mu F,$   $R_L$  = 1.0  $k\Omega,$   $V_{CC}$  = 15 V)

Figure 15. Monostable Waveforms




Figure 17. Astable Circuit

#### **Astable Mode**

In the astable mode the timer is connected so that it will retrigger itself and cause the capacitor voltage to oscillate between  $1/3 V_{CC}$  and  $2/3 V_{CC}$ . See Figure 17.

The external capacitor changes to 2/3 V<sub>CC</sub> through R<sub>A</sub> and  $R_{B}$  and discharges to 1/3  $V_{CC}$  through  $R_{B}$ . By varying the ratio of these resistors the duty cycle can be varied. The charge and discharge times are independent of the supply voltage.

The charge time (output high) is given by:

$$t_1 = 0.695(R_A + R_B)C$$

The discharge time (output low) is given by:

$$t_2 = 0.695 (R_B) C$$

Thus the total period is given by:

$$T = t_1 + t_2 = 0.695 (R_A + 2R_B) C$$

The frequency of oscillation is then:  $f = \frac{1}{1} = \frac{1.44}{(R_A + 2R_B)C}$ 

$$f = \frac{1}{1} = \frac{1.44}{(R_A + 2R_B)C}$$

and may be easily found as shown in Figure 19.

The duty cycle is given by: 
$$DC = \frac{R_B}{R_A + 2R_B}$$





Figure 16. Time Delay



 $(R_A = 5.1 \text{ k}\Omega, C = 0.01 \mu\text{F}, R_L = 1.0 \text{ k}\Omega; R_B = 3.9 \text{ k}\Omega, V_{CC} = 15 \text{ V})$ 

To obtain the maximum duty cycle RA must be as small as possible; but it must also be large enough to limit the discharge current (Pin 7 current) within the maximum rating of the discharge transistor (200 mA).

Figure 18. Astable Waveforms

The minimum value of R<sub>A</sub> is given by:

$$R_A \ge \frac{V_{CC}(Vdc)}{I7 (A)} \ge \frac{V_{CC}(Vdc)}{0.2}$$




Figure 19. Free Running Frequency

#### **APPLICATIONS INFORMATION**

#### **Linear Voltage Ramp**

In the monostable mode, the resistor can be replaced by a constant current source to provide a linear ramp voltage. The capacitor still charges from 0  $V_{CC}$  to 2/3  $V_{CC}$ . The linear ramp time is given by:

$$t = \ \frac{2}{3} \ \frac{V_{CC}}{1} \ , \ \ \text{where I} = \ \frac{V_{CC} - V_B - V_{BE}}{R_E}$$

If  $V_B$  is much larger than  $V_{BE}$ , then t can be made independent of  $V_{CC}$ .




Figure 20. Linear Voltage Sweep Circuit




Figure 22. Linear Voltage Ramp Waveforms

#### **Missing Pulse Detector**

The timer can be used to produce an output when an input pulse fails to occur within the delay of the timer. To accomplish this, set the time delay to be slightly longer than the time between successive input pulses. The timing cycle is then continuously reset by the input pulse train until a change in frequency or a missing pulse allows completion of the timing cycle, causing a change in the output level.




Figure 21. Missing Pulse Detector




Figure 23. Missing Pulse Detector Waveforms

#### **Pulse Width Modulation**

If the timer is triggered with a continuous pulse train in the monostable mode of operation, the charge time of the capacitor can be varied by changing the control voltage at Pin 5. In this manner, the output pulse width can be modulated by applying a modulating signal that controls the threshold voltage.




Figure 24. Pulse Width Modulator




Figure 25. Pulse Width Modulation Waveforms

#### **Test Sequences**

Several timers can be connected to drive each other for sequential timing. An example is shown in Figure 26 where the sequence is started by triggering the first timer which runs for 10 ms. The output then switches low momentarily and starts the second timer which runs for 50 ms and so forth.




Figure 26. Sequential Timer

#### **ORDERING INFORMATION**


Device	Operating Temperature Range	Package	Shipping <sup>†</sup>
MC1455P1		PDIP-8	50 Units / Rail
MC1455P1G		PDIP-8 (Pb-Free)	50 Units / Rail
MC1455D		SOIC-8	98 Units / Rail
MC1455DG	$T_A = 0$ °C to +70°C	SOIC-8 (Pb-Free)	98 Units / Rail
MC1455DR2		SOIC-8	2500 Units / Tape & Reel
MC1455DR2G		SOIC-8 (Pb-Free)	2500 Units / Tape & Reel
MC1455BD		SOIC-8	98 Units / Rail
MC1455BDG		SOIC-8 (Pb-Free)	98 Units / Rail
MC1455BDR2		SOIC-8	2500 Units / Tape & Reel
MC1455BDR2G	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel
MC1455BP1		PDIP-8	50 Units / Rail
MC1455BP1G		PDIP-8 (Pb-Free)	50 Units / Rail
NCV1455BDR2*		SOIC-8	2500 Units / Tape & Reel
NCV1455BDR2G*	T <sub>A</sub> = -40°C to +125°C	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
\*NCV prefix is for automotive and other applications requiring site and control changes.



PDIP-8 CASE 626-05 ISSUE P


**DATE 22 APR 2015** 



**TOP VIEW** 

b2

В



NOTE 5

e/2 NOTE 3 SEATING PLANE C D1 eВ 8X b **END VIEW** |⊕|0.010 M| C| A M| B M NOTE 6 SIDE VIEW

STYLE 1: PIN 1. AC IN 2. DC + IN 3. DC - IN 4. AC IN 5. GROUND 6. OUTPUT 7. AUXILIARY 8. V<sub>CC</sub>

#### NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: INCHES.
  DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-
- AGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
  DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
- DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR
- 6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE
- LEADS UNCONSTRAINED.

  DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
- PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE

	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α		0.210		5.33
A1	0.015		0.38	
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060	TYP	1.52	TYP
С	0.008	0.014	0.20	0.36
D	0.355	0.400	9.02	10.16
D1	0.005		0.13	
E	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
е	0.100 BSC		2.54	BSC
eВ		0.430		10.92
L	0.115	0.150	2.92	3.81
М		10°		10°

#### **GENERIC MARKING DIAGRAM\***



XXXX = Specific Device Code = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ASB42420B	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	PDIP-8		PAGE 1 OF 1

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





#### SOIC-8 NB CASE 751-07 **ISSUE AK**

**DATE 16 FEB 2011** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
Н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

### **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location = Wafer Lot = Year = Work Week W

= Pb-Free Package

XXXXXX XXXXXX AYWW AYWW Ŧ  $\mathbb{H}$ Discrete **Discrete** (Pb-Free)

XXXXXX = Specific Device Code = Assembly Location Α = Year ww = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

#### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

#### SOIC-8 NB CASE 751-07 ISSUE AK

### **DATE 16 FEB 2011**

STYLE 1: PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR 4. EMITTER 5. EMITTER 6. BASE 7. BASE 8. EMITTER	STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, #2 7. BASE, #1 8. EMITTER, #1	STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1	STYLE 4: PIN 1. ANODE 2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE
STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE	STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE	STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd	STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE. #1
STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2 4. EMITTER, COMMON 5. EMITTER, COMMON 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON	STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. BIAS 2 7. INPUT 8. GROUND	STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN	STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN	STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON	STYLE 16:  PIN 1. EMITTER, DIE #1  2. BASE, DIE #1  3. EMITTER, DIE #2  4. BASE, DIE #2  5. COLLECTOR, DIE #2  7. COLLECTOR, DIE #2  8. COLLECTOR, DIE #1  8. COLLECTOR, DIE #1
STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC	STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE	STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3. CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE 7. COMMON ANODE 8. CATHODE 6	STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND	STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT	STYLE 24: PIN 1. BASE 2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE 6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE
STYLE 25: PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT	STYLE 26: PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC	STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	STYLE 28: PIN 1. SW TO GND 2. DASIC OFF 3. DASIC SW_DET 4. GND 5. V_MON 6. VBULK 7. VBULK 8. VIN
STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2 5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 8. COLLECTOR, #1	STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1		

DOCUMENT NUMBER:	98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Reposition Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales