# BCD-to-Seven Segment Latch/Decoder/Driver for Liquid Crystals

The MC14543B BCD-to-seven segment latch/decoder/driver is designed for use with liquid crystal readouts, and is constructed with complementary MOS (CMOS) enhancement mode devices. The circuit provides the functions of a 4-bit storage latch and an 8421 BCD-to-seven segment decoder and driver. The device has the capability to invert the logic levels of the output combination. The phase (Ph), blanking (BI), and latch disable (LD) inputs are used to reverse the truth table phase, blank the display, and store a BCD code, respectively. For liquid crystal (LC) readouts, a square wave is applied to the Ph input of the circuit and the electrically common backplane of the display. The outputs of the circuit are connected directly to the segments of the LC readout. For other types of readouts, such as light-emitting diode (LED), incandescent, gas discharge, and fluorescent readouts, connection diagrams are given on this data sheet.

Applications include instrument (e.g., counter, DVM etc.) display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses.

#### **Features**

- Latch Storage of Code
- Blanking Input
- Readout Blanking on All Illegal Input Combinations
- Direct LED (Common Anode or Cathode) Driving Capability
- Supply Voltage Range = 3.0 V to 18 V
- Capable of Driving 2 Low–power TTL Loads, 1 Low–power Schottky TTL Load or 2 HTL Loads Over the Rated Temperature Range
- Pin–for–Pin Replacement for CD4056A (with Pin 7 Tied to V<sub>SS</sub>).
- Chip Complexity: 207 FETs or 52 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.
- This Device is Pb-Free and is RoHS Compliant



#### ON Semiconductor®

http://onsemi.com



SOIC-16 D SUFFIX CASE 751B

#### PIN ASSIGNMENT

LD	1●	16	
С	2	15	] f
В	3	14	g
D	4	13	] e
Α	5	12	] d
РΗ	6	11	] c
ВІ	7	10	] b
/ <sub>SS</sub>	8	9	] a

#### **MARKING DIAGRAM**



A = Assembly Location

WL, L = Wafer Lot YY, Y = Year

WW, W = Work Week
G = Pb-Free Package

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

#### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

Parameter	Symbol	Value	Unit
DC Supply Voltage Range	V <sub>DD</sub>	-0.5 to +18.0	V
Input Voltage Range, All Inputs	V <sub>in</sub>	-0.5 to V <sub>DD</sub> +0.5	V
DC Input Current per Pin	I <sub>in</sub>	±10	mA
Power Dissipation per Package (Note 1)	P <sub>D</sub>	500	mW
Operating Temperature Range	T <sub>A</sub>	-55 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Maximum Continuous Output Drive Current (Source or Sink)	I <sub>OHmax</sub> I <sub>OLmax</sub>	10 (per Output)	mA
Maximum Continuous Output Power (Source or Sink) (Note 2)	P <sub>OHmax</sub> P <sub>OLmax</sub>	70 (per Output)	mW

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

**TRUTH TABLE** 

Inputs						Outputs								
LD	ВІ	Ph*	D	С	В	Α	а	b	С	d	е	f	g	Display
Х	1	0	Х	Χ	Х	Χ	0	0	0	0	0	0	0	Blank
1	0	0	0	0	0	0	1	1	1	1	1	1	0	0
1	0	0	0	0	0	1	0	1	1	0	0	0	0	1
1	0	0	0	0	1	0	1	1	0	1	1	0	1	2
1	0	0	0	0	1	1	1	1	1	1	0	0	1	3
1	0	0	0	1	0	0	0	1	1	0	0	1	1	4
1	0	0	0	1	0	1	1	0	1	1	0	1	1	5
1	0	0	0	1	1	0	1	0	1	1	1	1	1	6
1	0	0	0	1	1	1	1	1	1	0	0	0	0	7
1	0	0	1	0	0	0	1	1	1	1	1	1	1	8
1	0	0	1	0	0	1	1	1	1	1	0	1	1	9
1	0	0	1	0	1	0	0	0	0	0	0	0	0	Blank
1	0	0	1	0	1	1	0	0	0	0	0	0	0	Blank
1	0	0	1	1	0	0	0	0	0	0	0	0	0	Blank
1	0	0	1	1	0	1	0	0	0	0	0	0	0	Blank
1	0	0	1	1	1	0	0	0	0	0	0	0	0	Blank
1	0	0	1	1	1	1	0	0	0	0	0	0	0	Blank
0	0	0	Х	Χ	Χ	Χ		**					**	
†	†	†		†			Inverse of Output Combinations					Display as above		
							Α	bov	e					

X = Don't care

<sup>1.</sup> Temperature Derating: "D/DW" Package: -7.0 mW/°C From 65°C To 125°C

<sup>2.</sup>  $P_{OHmax} = I_{OH} (V_{OH} - V_{DD})$  and  $P_{OLmax} = I_{OL} (V_{OL} - V_{SS})$ This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range  $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.

<sup>† =</sup> Above Combinations

<sup>\* =</sup> For liquid crystal readouts, apply a square wave to Ph For common cathode LED readouts, select Ph = 0 For common anode LED readouts, select Ph = 1

<sup>\*\* =</sup> Depends upon the BCD code previously applied when LD = 1

#### **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

			- 5	5°C	25°C			125°C		
Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Max	Min	Typ (Note 3)	Max	Min	Max	Unit
Output Voltage "0" Level $V_{in} = V_{DD}$ or 0	V <sub>OL</sub>	5.0 10 15	- - -	0.05 0.05 0.05		0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
$V_{in} = 0$ or $V_{DD}$	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage "0" Level (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	V <sub>IL</sub>	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
"1" Level $(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	V <sub>IH</sub>	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	_ _ _	Vdc
Output Drive Current ( $V_{OH} = 2.5 \text{ Vdc}$ ) Source ( $V_{OH} = 4.6 \text{ Vdc}$ ) ( $V_{OH} = 0.5 \text{ Vdc}$ ) ( $V_{OH} = 9.5 \text{ Vdc}$ ) ( $V_{OH} = 13.5 \text{ Vdc}$ )	ІОН	5.0 5.0 10 10	-3.0 -0.64 - -1.6 -4.2	- - - -	-2.4 -0.51 - -1.3 -3.4	-4.2 -0.88 -10.1 -2.25 -8.8	- - - -	-1.7 -0.36 - -0.9 -2.4	- - -	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 9.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	I <sub>OL</sub>	5.0 10 10 15	0.64 1.6 - 4.2	- - - -	0.51 1.3 - 3.4	0.88 2.25 10.1 8.8	- - - -	0.36 0.9 - 2.4	- - -	mAdc
Input Current	I <sub>in</sub>	15	_	±0.1	-	±0.00001	±0.1	_	±1.0	μAdc
Input Capacitance	C <sub>in</sub>	-	_	-	-	5.0	7.5	_	-	pF
Quiescent Current (Per Package) $V_{in} = 0$ or $V_{DD}$ , $I_{out} = 0$ $\mu A$	I <sub>DD</sub>	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	- - -	150 300 600	μAdc
Total Supply Current (Note 4, 5) (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	I <sub>T</sub>	5.0 10 15			$I_T = (3)$	1.6 μΑ/kHz) f 3.1 μΑ/kHz) f 4.7 μΑ/kHz) f	+ I <sub>DD</sub>			μAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Noise immunity specified for worst-case input combination.

```
Noise Margin for both "1" and "0" level = 1.0 \text{ V min } @ \text{ V}_{DD} = 5.0 \text{ V}

2.0 \text{ V min } @ \text{ V}_{DD} = 10 \text{ V}

2.5 \text{ V min } @ \text{ V}_{DD} = 15 \text{ V}
```


- 4. To calculate total supply current at loads other than 50 pF: I<sub>T</sub>(C<sub>L</sub>) = I<sub>T</sub>(50 pF) + 3.5 x 10<sup>-3</sup> (C<sub>L</sub> 50) V<sub>DD</sub>f where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V<sub>DD</sub> in V, and f in kHz is input frequency.
   5. The formulas given are for the typical characteristics only at 25°C.


# **SWITCHING CHARACTERISTICS** (Note 6) ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ )

Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Unit
Output Rise Time $t_{TLH} = (3.0 \text{ ns/pF}) \text{ C}_L + 30 \text{ ns}$ $t_{TLH} = (1.5 \text{ ns/pF}) \text{ C}_L + 15 \text{ ns}$ $t_{TLH} = (1.1 \text{ ns/pF}) \text{ C}_L + 10 \text{ ns}$	tTLH	5.0 10 15	- - -	100 50 40	200 100 80	ns
Output Fall Time $t_{THL} = (1.5 \text{ ns/pF}) \text{ C}_L + 25 \text{ ns}$ $t_{THL} = (0.75 \text{ ns/pF}) \text{ C}_L + 12.5 \text{ ns}$ $t_{THL} = (0.55 \text{ ns/pF}) \text{ C}_L + 12.5 \text{ ns}$	t <sub>THL</sub>	5.0 10 15	- - -	100 50 40	200 100 80	ns
Turn–Off Delay Time $t_{PLH} = (1.7 \text{ ns/pF}) C_L + 520 \text{ ns}$ $t_{PLH} = (0.66 \text{ ns/pF}) C_L + 217 \text{ ns}$ $t_{PLH} = (0.5 \text{ ns/pF}) C_L + 160 \text{ ns}$	t <sub>PLH</sub>	5.0 10 15	- - -	605 250 185	1210 500 370	ns
Turn–On Delay Time $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 420 \text{ ns}$ $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 172 \text{ ns}$ $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 130 \text{ ns}$	t <sub>PHL</sub>	5.0 10 15	- - -	505 205 155	1650 660 495	ns
Setup Time	t <sub>su</sub>	5.0 10 15	350 450 500		- - -	ns
Hold Time	t <sub>h</sub>	5.0 10 15	40 30 20		- - -	ns
Latch Disable Pulse Width (Strobing Data)	t <sub>WH</sub>	5.0 10 15	250 100 80	125 50 40	- - -	ns

<sup>6.</sup> The formulas given are for the typical characteristics only.

### LOGIC DIAGRAM





**Figure 1. Typical Output Source Characteristics** 






Figure 2. Typical Output Sink Characteristics

(a) Inputs D, Ph, and BI low, and Inputs A, B, and LD high.



(b) Inputs D, Ph, and BI low, and Inputs A and B high.



(c) Data DCBA strobed into latches




Figure 4. Dynamic Signal Waveforms

Inputs BI and Ph low, and Inputs D and LD high. f in respect to a system clock.

All outputs connected to respective  $C_L$  loads.





Figure 3. Dynamic Power Dissipation Signal Waveforms

#### **CONNECTIONS TO VARIOUS DISPLAY READOUTS**


## LIQUID CRYSTAL (LC) READOUT

# ONE OF SEVEN SEGMENTS OUTPUT Ph COMMON BACKPLANE SQUARE WAVE (VSS TO VDD)

#### **INCANDESCENT READOUT**




#### LIGHT EMITTING DIODE (LED) READOUT



NOTE: Bipolar transistors may be added for gain (for  $V_{DD} \leq 10 \text{ V}$  or  $I_{out} \geq 10 \text{ mA}$ ).

#### **GAS DISCHARGE READOUT**



#### **CONNECTIONS TO SEGMENTS**

$$e^{\int \frac{a}{g} \int_{c}^{b} b}$$

 $V_{DD} = PIN 16$  $V_{SS} = PIN 8$ 



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC14543BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14543BDR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
NLV14543BDR2G*	SOIC-16 (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.

# **MECHANICAL CASE OUTLINE**



**DATE 29 DEC 2006** 

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

  SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

  DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	9.80	10.00	0.386	0.393		
В	3.80	4.00	0.150	0.157		
C	1.35	1.75	0.054	0.068		
D	0.35	0.49	0.014	0.019		
F	0.40	1.25	0.016	0.049		
G	1.27	BSC	0.050 BSC			
7	0.19	0.25	0.008	0.009		
K	0.10	0.25	0.004	0.009		
M	0°	7°	0°	7°		
Р	5.80	6.20	0.229	0.244		
R	0.25	0.50	0.010	0.019		

STYLE 1: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	COLLECTOR BASE EMITTER NO CONNECTION EMITTER BASE	2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	CATHODE CATHODE ANODE NO CONNECTION CATHODE CATHODE NO CONNECTION	STYLE 3: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	COLLECTOR, DYE #1 BASE, #1 EMITTER, #1 COLLECTOR, #1 COLLECTOR, #2 BASE, #2 EMITTER, #2 COLLECTOR, #2 COLLECTOR, #3 BASE, #3 EMITTER, #3 COLLECTOR, #3 COLLECTOR, #3 COLLECTOR, #3	STYLE 4: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	COLLECTOR, DYE #1 COLLECTOR, #1 COLLECTOR, #2 COLLECTOR, #3 COLLECTOR, #3 COLLECTOR, #4 COLLECTOR, #4 COLLECTOR, #4 EMITTER, #4 BASE, #4 EMITTER, #3 BASE, #2 EMITTER, #2 BASE, #1		FOOTPRINT ×
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1		<sup>3X</sup> 40 →
STYLE 5: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, DYE #1 DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #3 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #2 SOURCE, #3 GATE, #2 SOURCE, #2 GATE, #1 SOURCE, #1	2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	STYLE 7: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	SOURCE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT SOURCE N-CH	n n n n n n	16X 0.58	<u> </u>	16x 1.12
									DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Re Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16		PAGE 1 OF 1		

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales