

[Sample &](http://www.ti.com/product/LMP93601?dcmp=dsproject&hqs=sandbuy&#samplebuy)  $\frac{1}{2}$  Buy



#### **[LMP93601](http://www.ti.com/product/lmp93601?qgpn=lmp93601)**

SNAS633A –MARCH 2014–REVISED SEPTEMBER 2014

# **LMP93601 Low-Noise, High Gain, 3-Channel AFE for Thermopile Sensors**

**Technical** [Documents](http://www.ti.com/product/LMP93601?dcmp=dsproject&hqs=td&#doctype2)

- 
- 
- 
- 
- 
- VCM Output Signal for Level Shifting, AVDD/3
- 
- 
- 
- 
- 
- 
- 
- PGA Over-Range Detect
- Separate Analog and Digital Supplies, 2.7 to 5.5 V **Device Information**
- **Low Current Consumption, 1.1 mA**
- Low Power Shutdown Mode,  $< 0.1 \mu A$
- 

## <span id="page-0-1"></span>**2 Applications**

- Thermopile Array Measurement
- Thermopile Flow Measurements
- **Bridge Sensor Interface**
- **Gesture Recognition**

## **Analog Supply Vs. Offset Voltage Plot 4 Simplified Thermopile Array System Diagram**

<span id="page-0-2"></span>

## <span id="page-0-0"></span>**1 Features 3 Description**

Tools & **[Software](http://www.ti.com/product/LMP93601?dcmp=dsproject&hqs=sw&#desKit)** 

High Gain, Programmable up to 4096 **Fight** The LMP93601 is an optimized Analog-Front-End (AFE) for occupancy detecting thermopile arrays up Low Gain Error Drift, <10 ppm/°C<br>to 16 x 16 and thermopile mass flow sensors. The<br>Low Offset Voltage and Drift; 1 uV, 50 nV/°C<br>AFE combines excellent noise performance. low AFE combines excellent noise performance, low Low Input Bias Current, 1.3 nA both and low-power consumption Low Input Offset Current, 120 pA exampling rates ideal for monitoring thermopile sensors.

Support & **[Community](http://www.ti.com/product/LMP93601?dcmp=dsproject&hqs=support&#community)** 

으리

The LMP93601 is a precision, 16-bit, analog-to-digital Three Differential EMI Hardened Inputs<br>24 converter (ADC) offered in a leadless WQFN-24<br>16-bit ΔΣ Analog-to-Digital Converter<br>16-bit ΔΣ Analog-to-Digital Converter<br>16-bit ΔΣ Analog-to-Digital Converter<br>16-bit ΔΣ Analog-t package. The device features three differential EMI • Low Noise Performance, ENOB 15.3 bits hardened inputs, a low-noise, high-gain Pour Output Data Rates, up to 1.3 kSPS and a programmable gain amplifier (PGA), a level shifting Four Output Data Rates, up to 1.3 kSPS voltage source, an internal reference, and a metrical reference, and a metrical voltag internal voltage Reference for ADC<br>
SPI Interface Transfer Rate, 20 MHz<br>
features and the simple control of the I MP93601 features and the simple control of the LMP93601 • Brown-Out Detect through an SPI-compatible interface ease precision measurements of thermopile sensor signals.



Operating Temp. -25 to 85 °C (1) For all available packages, see the orderable addendum at the end of the datasheet.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, **44** intellectual property matters and other important disclaimers. PRODUCTION DATA.

**[LMP93601](http://www.ti.com/product/lmp93601?qgpn=lmp93601)** SNAS633A –MARCH 2014–REVISED SEPTEMBER 2014 **[www.ti.com](http://www.ti.com)**

# **Table of Contents**





# <span id="page-1-0"></span>**5 Revision History**





#### **[LMP93601](http://www.ti.com/product/lmp93601?qgpn=lmp93601) [www.ti.com](http://www.ti.com)** SNAS633A –MARCH 2014–REVISED SEPTEMBER 2014

## <span id="page-2-1"></span><span id="page-2-0"></span>**6 Pin Configuration and Functions**



#### **Pin Functions**



(1) For best performance, it is recommended that the DAP is connected to AGND (refer to *Mechanical, Packaging and Orderable*

*Information* ). All three "GND" connections (AGND, DGND and IOGND) must be connected to system ground and cannot be left floating. (2) There is no pull-up/-down for any digital I/O

## <span id="page-3-0"></span>**7 Specifications**

## <span id="page-3-1"></span>**7.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>



(1) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### <span id="page-3-2"></span>**7.2 Handling Ratings**



(1) JEDEC document JEP155 states that 2000 -V HBM allows safe manufacturing with a standard ESD control process.

 $(2)$  JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.

## <span id="page-3-3"></span>**7.3 Recommended Operating Conditions**



## <span id="page-3-4"></span>**7.4 Thermal Information**





#### <span id="page-4-0"></span>**7.5 Electrical Characteristics**

Typical conditions: T<sub>A</sub>=+25℃, AV<sub>DD</sub>=IOV<sub>DD</sub>=3.3 V, INP1/INN1 enabled with V<sub>ICM</sub>=AV<sub>DD</sub>/3. PGA gain=64, PGA over-range masked, digital gain=1. SPS select=1057 SPS. f<sub>XCLK</sub>=4.00 MHz. Conversion power mode. XCAP1=1 uF. XCAP2=0.1 uF.



(1) Value from simulation<br>(2) The input referred offs

The input referred offset is measure by an on-chip short.

(3) Temperature limits are ensured by statistical analysis or design

SNAS633A –MARCH 2014–REVISED SEPTEMBER 2014 **[www.ti.com](http://www.ti.com)**

## **Electrical Characteristics (continued)**

Typical conditions:  $T_A$ =+25°C, AV<sub>DD</sub>=IOV<sub>DD</sub>=3.3 V, INP1/INN1 enabled with V<sub>ICM</sub>=AV<sub>DD</sub>/3. PGA gain=64, PGA over-range masked, digital gain=1. SPS select=1057 SPS. f<sub>xCLK</sub>=4.00 MHz. Conversion power mode. XCAP1=1 uF. XCAP2=0.1 uF.



2 ª º u *V / Gain ref ENOB* (4) ENOB is a DC ENOB spec, not the dynamic ENOB that is measured using FFT and SINAD:

$$
VOB = \log_2 \left[ \frac{2 \times V_{ref} / \text{Gain}}{RMSNoise} \right]
$$

(5) See [Table](#page-7-1) 1 for detailed noise performance

(6) IOVDD always ≤ AVDD and IOVDD minimum is 2.7 V



## **Electrical Characteristics (continued)**

Typical conditions:  $T_A$ =+25°C, AV<sub>DD</sub>=IOV<sub>DD</sub>=3.3 V, INP1/INN1 enabled with V<sub>ICM</sub>=AV<sub>DD</sub>/3. PGA gain=64, PGA over-range masked, digital gain=1. SPS select=1057 SPS.  $f_{XCLK}$ =4.00 MHz. Conversion power mode. XCAP1=1 uF. XCAP2=0.1 uF.



#### <span id="page-6-0"></span>**7.6 Timing Requirements**

Under typical conditions with maximum total load capacitance 10 pF.





**Figure 1. SPI Write Timing Diagram**





**Figure 2. SPI Read Timing Diagram**

## <span id="page-7-0"></span>**7.7 Noise Performance**

## Table 1. Noise In  $\mu V_{RMS}$  at AVDD= 3.3 V, AGND = 0 V, and Internal Reference = 2.4 V<sub>RMS</sub>

<span id="page-7-1"></span>



## **Noise Performance (continued)**

## Table 1. Noise In  $\mu V_{RMS}$  at AVDD= 3.3 V, AGND = 0 V, and Internal Reference = 2.4 V<sub>RMS</sub> (continued)



**[LMP93601](http://www.ti.com/product/lmp93601?qgpn=lmp93601)** SNAS633A –MARCH 2014–REVISED SEPTEMBER 2014 **[www.ti.com](http://www.ti.com)**



## **Noise Performance (continued)**

## Table 1. Noise In  $\mu V_{RMS}$  at AVDD= 3.3 V, AGND = 0 V, and Internal Reference = 2.4 V<sub>RMS</sub> (continued)





## **Noise Performance (continued)**

## Table 1. Noise In  $\mu V_{RMS}$  at AVDD= 3.3 V, AGND = 0 V, and Internal Reference = 2.4 V<sub>RMS</sub> (continued)



**[LMP93601](http://www.ti.com/product/lmp93601?qgpn=lmp93601)** SNAS633A –MARCH 2014–REVISED SEPTEMBER 2014 **[www.ti.com](http://www.ti.com)**



## **7.8 Typical Characteristics**

<span id="page-11-0"></span>



## **Typical Characteristics (continued)**



**[LMP93601](http://www.ti.com/product/lmp93601?qgpn=lmp93601)** SNAS633A –MARCH 2014–REVISED SEPTEMBER 2014 **[www.ti.com](http://www.ti.com)**



## **Typical Characteristics (continued)**





## <span id="page-14-0"></span>**8 Detailed Description**

## <span id="page-14-1"></span>**8.1 Overview**

The LMP93601 Analog-Front-End is a unique device designed from ground up specifically for interfacing to 16 x 16 MEMS (Micro-electro-mechanical systems) thermopile arrays, and thermopile mass flow sensors with very low output signals in the range of 1  $\mu$ V to 600  $\mu$ V. For signal conditioning of thermopile sensors, the AFE is required to have very low noise performance, very low offset voltage, very high gain, and low-power consumption at sampling rates to process several frames per second.

The signal chain includes a PGA featuring low offset voltage (0.7 µVrms), low input bias current (-1.3 nA), and programmable gain of 1x, 16x, 32x, 64x and 128x. The total gain of the signal path combined with the programmable digital gain of the 16-bit Delta-Sigma data converter is up to 4096x.

The signal chain features excellent total noise performance of below 0.5 uVrms at programmable sampling rates of up to 1.3 kSPS, while providing optimal power consumption during full operation (1.1 mA). The device features ultra-low shutdown current (0.1 µA), and standby mode current of 250 µA.

Other features include Low EMI sensitivity due to EMI hardened input stage, Internal reference voltage for the ADC, output reference voltage for thermopile sensors (VCM), a brown-out detector for low-battery condition, synchronous serial communication (SPI) communication up to 20 MHz, flex routing multiplexer for interfacing to multiple flow sensors, and PGA over range detection.

## <span id="page-14-2"></span>**8.2 Functional Block Diagram**



SNAS633A –MARCH 2014–REVISED SEPTEMBER 2014 **[www.ti.com](http://www.ti.com)**

## <span id="page-15-0"></span>**8.3 Feature Description**

#### **8.3.1 Data Format**

**[LMP93601](http://www.ti.com/product/lmp93601?qgpn=lmp93601)**

The LMP93601 provides 16 bits of data in binary two's complement format. The positive full-scale input produces an output code of 7FFFh and the negative full-scale input produces an output code of 8000h. The output clips at these codes for signals that exceed full-scale (FS). [Table](#page-15-1) 2 summarizes the ideal output codes for different input signals.

## **8.3.2 Transfer Function**

The ADC output code in decimal is given by the relation:

16  $\text{code}_{\text{dec}} = \frac{\text{Vdiff} \times \text{PGA} \times \text{DG} \times 2}{2 \times \text{Vref}}$  $=\frac{\text{Vdiff} \times \text{PGA} \times \text{DG} \times}{2 \times \text{Vref}}$ 

(1)

<span id="page-15-1"></span>

## **Table 2. Example of ADC Output Code**

## **8.3.3 Input Routing Mux**

The LMP93601 offers 5 differential input channel configurations for its 3 differential input pairs:

- For 1-ch system: One of the 3 channels, Ch1, Ch2, or Ch3 is enabled
- For 2-ch system: Ch1 & Ch2 are enabled
- For 3-ch system: Ch1, Ch2, Ch3 are enabled

#### **8.3.4 Programmable Gain Amplifier**

The PGA provides a high input impedance to interface with signal sources that may have relatively high output impedance, such as thermopiles. The Programmable Gain amplifier gain can be programmed to 16, 32 64, and 128 V/V.

The maximum differential input voltage (Vdiff) of the PGA is ±64 mV when the programmed analog gain is 16 V/V. With analog gain programmed to 64V/V the maximum differential input voltage of the PGA is  $\pm$ 16 mV.

The input common mode voltage range of the PGA is AGND+0.3+Vdiff\*Gain/2 to AVDD-1.40-Vdiff\*Gain/2.

The PGA also has an EMIRR filter incorporated. The EMIRR filter is a single pole roll off providing enhanced noise immunity for unwanted RF signals.

## **8.3.5 PGA Bypass Mode**

The PGA can be bypassed to access the 16 bit Delta-Sigma modulator directly. This mode results in a typical gain of 1 V/V at a supply current of typically 230 µA. The input common mode range in the PGA-bypass mode is rail to rail and the maximum differential input voltage that can be applied to the Delta-Sigma modulator is  $\pm$  1.2 Vpp differential. The typical noise at 1057 SPS is 20 uVrms. Typical input impedance in the PGA bypass mode is 1.3 MΩ//7 pF. In the PGA-bypass mode, the PGA and overrange detectors are disabled. To access the PGAbypass mode the following SPI write sequence must be followed in this exact order:







#### **Table 3. PGA Bypass Mode SPI Write Sequence (continued)**

#### **Table 4. PGA Bypass Register 0x03 Setting Description**

<span id="page-16-0"></span>

To exit the PGA-bypass mode, a reset is required, either via the RSTB or SPI. Failure to follow this exact sequence may result in the device becoming unresponsive, thereby requiring a reset, either via the RSTB or SPI.

#### **8.3.6 Over-Range Detection**

The PGA has over-range detection and when signals are outside the minimum or maximum allowed signal, an out of range condition will be reported as "0x7FFF" for the corresponding channel. A status register provides further details of the out of range condition. The overrange detectors are at the output of the PGA and check for five conditions:

- PGA positive output low
- PGA negative output low
- PGA positive output high
- PGA negative output high
- PGA differential output high

The "output high" overrange detectors typically trip at AVDD-1.28 V. Both "output low" overrange detectors typically trip at 0.11 V and the differential overrange detector is typically at +1.22 and -1.22 V differential.

For example, if the input common mode is below 0.11 V and a zero differential voltage (shorted input) is applied, both the PGA positive and PGA negative "output low" detectors would trip. Likewise, if the input common mode is over AVDD-1.28 and a zero differential voltage (shorted input) is applied, both the PGA positive and PGA negative "output high" detectors would trip.

For the differential output high detector to trip, the output of the PGA has to be greater than 1.22 V or less than  $-1.22$  V. At a gain of 64, this would translate to an input referred differential voltage of Vdiff = 1.22/64 = 19 mV

## **8.3.7 Analog-To-Digital Converter (ADC)**

The 16 bit Sigma Delta Modulator (SDM) takes the output signal of the PGA and converts this signal into a high resolution bit stream that is further processed by the digital filters. The 2.4 V reference for the SDM is internally generated and requires a high-performance, low ESR (<0.1 Ω), and Low ESL(<1nH) 1uF (±10%) external bypass capacitor for optimal performance on the XCAP1 pin. This reference should not be used to drive external circuitry.

The SDM clock uses a divided-down external clock (XCLK).

**[LMP93601](http://www.ti.com/product/lmp93601?qgpn=lmp93601)**

SNAS633A –MARCH 2014–REVISED SEPTEMBER 2014 **[www.ti.com](http://www.ti.com)**



Texas

#### **8.3.8 Programmable Digital Filters**

A programmable digital filter behind the SDM reconstructs the signal from the SDM output bit stream. The filter consists of programmable filter stages. Each of the stages further filters and decimates the bit stream so that the data rate and bandwidth of the signal is reduced and at the same time the resolution is enhanced.

An example of the filter response when programmed for 265, 530, 1057 or 1326 SPS is shown in [Figure](#page-17-0) 16.



<span id="page-17-0"></span>**Figure 16. Bandwidth and Module Noise Performance**



#### **8.3.9 Common Mode Voltage Generator**

The common mode reference generator (VCM) provides an AVDD/3 reference. It can drive a 100nF (±10%) external capacitance with typical ESR/ESL of 0.1  $\Omega$  and 1 nH. It can also be used to drive guard traces placed around the input PCB traces to reduce PCB leakage currents to the inputs. The VCM can be disabled with the Reference Enable register. In case the VCM is disabled, an external common mode voltage that tracks the common mode of the input channel(s) needs to be connected to the VCM pin to function as a reference for the over-range detection circuitry. In case the VCM is disabled, it is recommended to add an external 10 kΩ series resistor.

#### **8.3.10 Low Drop-Out Regulator (LDO)**

The on chip LDO generates 1.2V for the digital core. A 100nF (+/-10%) external capacitance with low ESR/ESL (typical 0.1 ohm and 1 nH) is required on the XCAP2 pin to provide adequate supply bypass for the internal digital core. The LDO should not be used to drive external circuitry.

#### **8.3.11 External Clock**

The LMP93601 does not have an internal oscillator and needs an external clock, XCLK. The XCLK needs to be running all the time when the LMP93601 is operating. The SYNC, DRDYB, and RSTB are synchronous to XCLK. The LMP93601 operating range for XCLK is 3.6 to 4.4 MHz.

#### **8.3.12 Operating Modes**

The LMP93601 can be programmed to convert data in continuous-time or single shot modes.

#### **8.3.13 Data Ready Function (DRDYB)**

DRDYB is an active low output signal. It is asserted when new data is ready to be read and should be used by the MCU for data capturing.

When DRDYB is asserted, the MCU can capture the data any time before the next DRDYB is asserted. The time is defined as 1/ODR. Please note that if data is not read within the time period, it will be over-written internally in the LMP93601 by the new data.

For DRDYB de-assertion, it is normally cleared by a data read. In the following example: it is de-asserted on the 14<sup>th</sup> SCLK rising edge.

If data has not been read when the new data is about to be ready, DRDYB will be de-asserted for 15 XCLK periods (defined as t<sub>DRDYB</sub>) so that LMP93601 can re-assert the DRDYB. Once this happens, the  $\mu$ C should wait for the next DRDYB assertion before issuing an SPI read protocol.

DRDYB assertion and de-assertion is synchronous to XCLK and SCLK respectively in normal operation.



**Figure 17. DRDYB Behavior for A Complete Read Operation**



The above example is to show how DRDYB functions if more than 1 channel is enabled. DRDBYB is only issued every round-robin. DRDYB is de-asserted when the LMP93601 starts to output data.



The above example is to show how DRDYB functions if only 1 channel is enabled. DRDYB is de-asserted when the LMP93601 starts to output data.

#### **Figure 18. DRDYB Behavior for an Incomplete Read Operation**

#### **8.3.14 Synchronous Serial Peripheral Interface (SPI)**

The serial peripheral interface (SPI) interface allows access to the control registers of the LMP93601. The serial interface is a generic 4-wire synchronous interface compatible with SPI type of interfaces used on many microcontrollers and DSP controllers. A typical serial interface access cycle is exactly 16 bits long, which includes an 8-bit command field (R/WB + 7-bit address) to provide a maximum of 128 direct access addresses, and an 8-bit data field.

LMP93601's SCLK can be in either idle high or idle low state when CSB is de-asserted. The first incoming data on the SCLK rising edge, and all incoming data at SDI is captured on the SCLK rising edge. Outgoing data is sourced at SDO on the SCLK falling edge and the MCU can capture data from the LMP93601 on the SCLK rising edge.

#### **8.3.15 Power Management Mode; Standby, Conversion and Shutdown**

The device can be placed in Standby and Conversion mode via the SPI. In Conversion mode, the ADC and PGA are operating and converting data. In Standby mode the PGA and ADC are disabled and not converting data. In Standby mode the contents of the registers are unaffected, and there is a drastic power reduction. Only the internal reference, LDO, VCM driver and the digital are on.

The reaction time going from Standby mode to Conversion mode is approximately 100 µs.

The LMP93601 can be put in shutdown mode by taking the PWDNB pin low. In shutdown mode, all internal circuitry is disabled and no register settings are maintained. The power consumption is very low (< 0.1 uA). Releasing the PWDNB (taking it high) will "wake up" the device and it will return to the default Standby mode. Wake up time from shutdown can be up to 10 ms.



#### **Table 5. Wake Up Time From Low Power Modes**



#### **Table 5. Wake Up Time From Low Power Modes (continued)**

#### **8.3.16 Power-On Sequence and Reset (POR) Function**

An internal power on reset is generated after both the internal LDO (to supply the internal digital) and IOVDD reach valid values. The internal LDO will reach stable values only after the AVDD has reached at least 2.7 V.

The device should be powered up with AVDD enabled and stabilized first, then the IOVDD. This allows the device to start in the default power up state and ensures that the internal power on reset is generated after both the internal LDO (to supply the internal digital) and IOVDD reach valid values. The internal LDO will reach stable values only after the AVDD has reached at least 2.7 V for 1 ms. Alternatively, AVDD and IOVDD can be connected together, but this can result in an erroneous brown-out condition being reported when the ramp time of the supplies is slower than 0.1 V/ms. For example, if the AVDD = IOVDD are linearly ramped from 0 to 3.3 V in longer than 330 µs, the brown could possibly trigger and be logged in the status register and the first conversion result could read '7FFF'. To avoid this erroneous brown-out report, three alternative solutions are available:

- a. After the supplies are stable, reset the part (either with the RSTB pin or with a soft reset via SPI). After this reset, the part can be programmed and used as intended.
- b. Or, after the supplies are stable, program the part as desired, but before initiating the first conversion, read back the status register(s) of the enabled channel(s) to clear the erroneous brown-out status.
- c. Or, wait supplying the XCLK to the part until after the supplies are stable

#### **8.3.17 Brown-Out Detection Function**

A brown-out detection circuit monitors the AVDD. It triggers an alarm only when AVDD falls below ~2.55 V and stays below 2.55 V for more than 16 fxclk cycles. The brown-out detection has a hysteresis of ~65 mV. The alarm will result in "0x7FFF" data and the appropriate channel status register(s) can be read to decode the alarm. The brown-out error function can be masked via SPI with the "alarm mask" register.

#### **8.3.18 Reset Function**

The device can be reset to the default (Standby) state via the SPI or taking the RSTB pin low. The reaction time from the reset (either via SPI or RSTB pin) to the device getting to Standby mode is on the order of 100 µs. See [Table](#page-26-1) 6

## <span id="page-20-0"></span>**8.4 Device Functional Modes**

#### **8.4.1 Single-Shot Mode**

In Single Shot mode each conversion is triggered by a Start Trigger from the microcontroller unit (MCU) to the LMP93601 by pulsing the SYNC pin or via a start SPI command (SYNC is recommended for exact timing control). After the LOCK bit is set, the external µC should wait 3 XCLK cycles before it sends a start trigger. This is to allow the internal synchronizer enough time to synchronize the SPI write of the LOCK bit into the XCLK domain. This assumes the analog has already settled (otherwise, allow ~100 µs to go from standby to conversion mode).

The SYNC has typical setup/hold time of 20 ns with respect to XCLK, as shown in [Figure](#page-21-0) 19.



## <span id="page-21-0"></span>**Device Functional Modes (continued)**







#### **Device Functional Modes (continued)**

See [Figure](#page-22-0) 20 for details regarding the Single Shot Flow Chart.



<span id="page-22-0"></span>**Figure 20. Single Shot Flow Chart**



## **Device Functional Modes (continued)**

#### **8.4.2 Continuous Mode**

In Continuous mode the LMP93601 only requires a single Start Trigger to start. The Start Trigger can start either by a SYNC or a Start command via the SPI (SYNC is recommended). After the LOCK bit is set, the external MCU should wait 3 XCLK cycles before it sends a start trigger. This allows the internal synchronizer enough time to synchronize the SPI write of the LOCK bit into the XCLK domain. This assumes the analog has already settled (else allow ~100 µs to go from standby to conversion mode).

It will convert all enabled channels without requiring another Start Trigger. [Figure](#page-23-0) 21 shows the Continuous Mode Flow Chart.



<span id="page-23-0"></span>**Figure 21. Continuous Mode Flow Chart**



#### <span id="page-24-0"></span>**8.5 Programming**

#### **8.5.1 Window to Capture Data and Status**

SPI Protocols can be asynchronous to XCLK. Data and status read can only happen between the consecutive DRDYB falling edges. For example, after DRDYB is asserted by the LMP93601, the MCU has to finish reading all data before DRDYB is asserted again.

For best performance in continuous acquisition mode, it is recommended to read the data within 70 µs after DRDYB is asserted in order to keep the SPI activity during conversion to a minimum.

**NOTE**



Ch1 status is cleared after it is read even though the latest data is within range.

Ch2 status is not cleared since the current status is still over-range. It is cleared only after a within-range data is converted. \*DRDYB is de-asserted by data read.

\*\*Since data is not read by the MCU, DRDYB is de-asserted by the LMP93601 automatically so that it can be asserted again when the new data is available. In this case, both data & status should not be read by the MCU during the  $T_{no}$  rd time duration.

**Figure 22. Channel Data Transfer Timing Diagram**

## **Programming (continued)**



**Figure 23. Channel Data Transfer Timing Diagram**

## **8.5.2 Single Byte Access**

**WRITE**: A single byte write access is a total of 16 SCLK periods during CSB assertion. Incoming data is captured on the rising edge of the SCLK. A command byte consists of an R/W bit and a 7-bit address field and R/W =  $0$ for write protocols.



**Figure 24. Single Byte Write Access**

**READ**: Similar to a write, the LMP93601 captures incoming data on the SCLK rising edge. After the 8th rising edge, the LMP93601 output data is sourced on the SCLK falling edge and the MCU should capture it on the rising edge.  $R/W = 1$  for read protocols.



## **Programming (continued)**



**Figure 25. Single Byte Read Access**

## <span id="page-26-0"></span>**8.6 Register Maps**

<span id="page-26-1"></span>

## **Table 6. LMP93601 Internal Registers**

(1) R/W = Read or Write

 $(2)$  n/a = not applicable

**TEXAS ISTRUMENTS** 

## **Register Maps (continued)**



## **Table 6. LMP93601 Internal Registers (continued)**



## **Register Maps (continued)**



## **Table 6. LMP93601 Internal Registers (continued)**

(3) WO = Write Only

**[LMP93601](http://www.ti.com/product/lmp93601?qgpn=lmp93601)** SNAS633A –MARCH 2014–REVISED SEPTEMBER 2014 **[www.ti.com](http://www.ti.com)**

**FXAS NSTRUMENTS** 

## **Register Maps (continued)**



#### **Table 6. LMP93601 Internal Registers (continued)**

(4) RO = Read Only

## <span id="page-29-0"></span>**8.7 Multi Byte Access (Auto Increment) Mode**

This interface will support address auto-increment feature. An access cycle may be extended to multiple registers simply by keeping the CSB asserted beyond the stated 16 clocks of the standard 16-bit protocol. In this mode, CSB must be asserted during 8\*(1+N) clock cycles of SCLK, where N is the number of bytes to write or read during the access cycle. The auto-incrementing address mode is useful to access a block of registers of incrementing addresses.

**WRITE**: Example: if 2 bytes of data are sent by the MCU to the LMP93601, both addresses (n) and (n+1) will be written at the 16th and 24th rising edges of SCLK respectively. Similarly, if another 8 bits of data is sent, they will be written in the next address location.



#### **Multi Byte Access (Auto Increment) Mode (continued)**



**Figure 26. Example Multi Byte Write Access**

**READ**: Example: if a read address is sent from the MCU to the LMP93601, the LMP93601 will first output the data at location (n). If another 8 SCLKs are sent, the data at location (n+1) will be output. Similarly, the LMP93601 will continue to send the data at the next address location until CSB is de-asserted.



**Figure 27. Example Multi Byte Read Access**

#### **NOTE**

If a read (or write) is not 8\*(1+N) clock cycles, the last byte will not be read or written. For example if 20 clocks were used, only the 1<sup>st</sup> data byte is being written, not the 2<sup>nd</sup> one.

## <span id="page-30-0"></span>**8.8 Multi-Channel Data Read**

CH1, CH2 and CH3 results can be read by a single SPI transaction in Little Endian Format:

- Byte Level: Ch1[7:0], Ch1[15:8], Ch2[7:0], Ch2[15:8], Ch3[7:0], Ch3[15:8]…..
- Bit Level: Ch1[7], [6], [5], [4], [3], [2], [1], [0], [15], [14], [13], [12]. [11], [10], [9], [8], Ch2[7]……..

The overhead is a single byte of command which consists of a READ bit and a 7-bit address field.

#### **NOTE**

ADC rate is 1326 SPS (max). If all 3 channels are enabled, the conversion rate for each channel is 1326 SPS/3 = 426SPS.

## **Multi-Channel Data Read (continued)**



**Figure 28. Example Multi Channel Read Access**



## <span id="page-32-0"></span>**9 Application and Implementation**

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### <span id="page-32-1"></span>**9.1 Application Information**

Micro-electro-mechanical systems (MEMS) thermopile sensor arrays are gaining popularity in building automation applications for efficient control of heating, ventilation, and air conditioning (HVAC) system in residential and commercial buildings. The sensors are installed in the building rooms for detecting the presence and the motion of the occupants in the rooms. Depending on the presence or absence of people in the room, the HVAC system is turned on or off respectively. In addition, the thermopile sensor are used for detecting flow of air in the in the duct-work system in the buildings.

A typical MEMS thermopile array sensor consists of a number of thermopile elements arranged in a matrix configuration. Each element of the array is accessed by selecting the corresponding XY address in the array using internal or external decoder circuits. An output frame consists of differential signals form X by Y elements. Each frame is transferred to the analog-front-end via OUTP (positive output) and OUTN (negative output) output pins of the sensor in serial format. The analog output signal of the MEMS thermopile sensor is in the micro volt range. It needs to be amplified significantly before made available to the input of an ADC for digitization.

## **9.2 Typical Applications**

<span id="page-32-2"></span>

**Figure 29. LMP93601 Thermopile Array Interface**

#### <span id="page-32-3"></span>**9.2.1 Design Requirements**

The application requires a microcontroller (MCU) such as Texas Instruments MSP430x, or TM4C129x series of MCUs connected via Synchronous Serial Interface (SPI) to the LMP93601 AFE. As shown in [Figure](#page-32-3) 29, the X and Y decoder lines of the thermopile sensor (transducer) needs to be interfaced to the GPIO (General Purpose Input Output) pins of the MCU. The LMP93601 would require an external clock signal of 4 MHz (±3%).The timer subsystem of the MCU is well suited to generate the clock signal. A timer output pin shall be used to interface the output of the MCU timer to the XCLK pin of the LMP93601.



#### **Typical Applications (continued)**

The device provides a reference voltage output (VCM) source to center the output of the sensor around AVDD/3. If the sensor does not provide a reference input pin, the INPx, INNx inputs of the LMP93601 should be connected (pulled-up) to VCM output via 2.2 MΩ resistors.

The data converter of the LMP93601 is an incremental delta-sigma type ADC, the modulator is reset after every conversion. Therefore, after each thermopile element is sampled and the ADC modulator goes through a reset, there is no possibility of any trace of signal from the previously sampled element.

To sample each thermopile element in the sensor array, the X and Y decoder signals must be provided over the GPIO, then firmware should allow settling of the data on the decoder. The SYNC pin is provided to signal the beginning of conversion to LMP93601 ADC. A GPIO of the MCU needs to be interfaced to the SYNC input pin of the LMP93601 for this purpose.

#### **9.2.2 Detailed Design Procedure**

In thermopile array systems, settling time of the signal path plays an important role when higher frame transfer rates are desired. A frame is an array of X by Y thermopile elements. While the data from each pixel is being transferred out of the sensor in a sequence, the MUX output must settle to the proper voltage from the element in the array that is being accessed. The total analog signal path settling time is determined by combined sensor's settling time ( $t_{ssnsr}$ ) and AFE's settling time ( $t_{safe}$ ). The settling time is determined by the sum of capacitances of the following: pixel in the array, sensor's MUX, AFE's MUX, PCB, AFE's input stage, and sensor's resistance.

To achieve faster settling time, total capacitance in the signal path should be kept as low as possible. Therefore, the system designers should take the resistance of the sensor and the related capacitance into consideration to achieve optimal performance of the signal path. For example, the pixel-to-pixel settling time should be keep below 70 μs to process five frame per second (1326 SPS) using a 16 x 16 array sensor. A simplified thermopile array sensor equivalent circuit is shown in [Figure](#page-33-0) 30.



**Figure 30. Simplified Thermopile Sensor Array**

<span id="page-33-0"></span>The value of biasing resistors; R1 and R2, should be much higher than the value of the sensor output resistance RSx (that is,  $R1 = R2 > 10 * RSx$ ).



### **Typical Applications (continued)**

The bias current of the sensor and the leakage current of the sensor's MUX should be considered as well. In [Figure](#page-34-0) 31 R1 and R2 need to be matched closely to avoid introduction of differential offset error voltage in the signal path due to mismatched current flow through these resistors. Moreover, los through RSx needs to be calibrated out over temperature. To simplify the circuit in [Figure](#page-34-0) 31 the MUX inside the AFE is not shown.

<span id="page-34-0"></span>

**Figure 31.**



## <span id="page-35-0"></span>**10 Power Supply Recommendations**

The LMP93601 requires two sources of power, AVDD and IOVDD. These pins can be supplied from the same supply rail as the MCU, from separate regulators or from a battery source. However, it is recommend that the MCU and the IOVDD share the same supply and the AVDD be supplied from a separate regulator. In any case, for proper operation, the supply range must remain within the 2.7 V to 5.5 V limits and IOVDD must always be lower than or equal to AVDD supply. It is highly recommended that during power up, the AVDD and IOVDD supplies ramp up in a manner to ensure the "IOVDD ≤ AVDD" requirement is not violated.

## <span id="page-35-1"></span>**11 Layout**

## <span id="page-35-2"></span>**11.1 Layout Guidelines**

To achieve high noise performance of the LMP93601, particular attention must be paid to the layout of the input signals, inputs INPx and INNx. To avoid introduction of differential noise into the pins, the input traces must lay out symmetrically.

Proper power-supply decoupling is required on both AVDD and IOVDD. The Supply pins should be decoupled with at least a 0.1 μF bypass capacitor each. The bypass capacitors should be placed as close to the powersupply pins as possible with a low impedance connection. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the bypass capacitor may offer superior bypass and noise immunity.

It is recommended that in the layout, analog components [such as ADCs, amplifiers, references, digital-to-analog converters (DACs), and analog MUXs] be separated from digital components [such as microcontrollers, complex programmable logic devices (CPLDs), field-programmable gate arrays (FPGAs), radio frequency (RF) transceivers, universal serial bus (USB) transceivers, and switching regulators]. The best placement for each application is unique to the geometries, components, and PCB fabrication capabilities employed. That is, there is no single layout that is perfect for every design and careful consideration must always be used when designing with any analog component.

TI recommends placing 47  $\Omega$  resistors in series with all digital input and output pins (CS, SCLK, DIN, DOUT/DRDY, and DRDY). This resistance smooths sharp transitions, suppresses overshoot, and offers some overvoltage protection. Care must be taken to still meet all SPI timing requirements because the additional resistors interact with the bus capacitances present on the digital signal lines.

TI also strongly recommends that digital components, especially RF portions, be kept as far as practically possible from analog circuitry in a given system. Additionally, one should minimize the distance that digital control traces run through analog areas and avoid placing these traces near sensitive analog components. Digital return currents usually flow through a ground path that is as close as possible to the digital path. If a solid ground connection to a plane is not available, these currents may find paths back to the source that interfere with analog performance. The implications that layout has on the temperature-sensing functions are much more significant than for ADC functions.

The internal ADC reference supply of the LMP93601 requires a 1 µF high performance (low ESR & ESL) cap on the XCAP1. This cap must be placed in the immediate proximity of the pin. For best performance it is recommended that the DAP be connected to AGND. All three "GND" connections (AGND, DGND, and IOGND) must be connected to system ground and cannot be left floating.



## <span id="page-36-0"></span>**11.2 Layout Example**



**Figure 32. LMP93601 Layout Example**

## <span id="page-37-0"></span>**12 Device and Documentation Support**

## <span id="page-37-1"></span>**12.1 Trademarks**

All trademarks are the property of their respective owners.

#### <span id="page-37-2"></span>**12.2 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## <span id="page-37-3"></span>**12.3 Glossary**

#### [SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## <span id="page-37-4"></span>**13 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designed devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 10-Dec-2020

## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**



**TEXAS** 

## **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







www.ti.com 9-Aug-2022

# **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal



# **MECHANICAL DATA**

# NHZ0024B





## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated