



# 2N4338, 2N4339 N-Channel JFET

### Features

- InterFET <u>N0016H Geometry</u>
- Low gate leakage: < 1pA typical @40V</li>
- Low Ciss: 3pF typical
- Typical noise: 3.5 nV/VHz
- Low VGS(OFF): < -1.0V for 2N4338
- High radiation tolerance
- RoHS, REACH, CMR compliant
- Custom test and binning options available
- SMT, TH, and bare die package options
- Edge case SPICE modeling: InterFET SPICE

### **Industry Standard Crosses**

- 2N3460, 2N3969, 2N4220, 2N4867, 2N4868
- MMBFJ201, MMBFJ202, SST201, SST202, SST230

### **InterFET Similar Parts**

- IFN201, IFN201A, IFN202, IFN160A
- SMP3460, SMP3969, SMP4220, SMP4867, SMP4868
- J201, J202, J230, SMPJ201, SMPJ202, SMPJ230

### **InterFET Dual Parts**

- IFNU231, IFNU232, IFNU233, IFNU234, IFNU235
- IFN5197, IFN5198, IFN5199, IFNU410, IFNU411, IFNU412

### Applications

- General: Amplifiers; Switches; Voltage regulators; Oscillators; Signal mixers; Noise generators
- Military/Aero: Radar; Communications; Satellites; Missiles guidance; Hydrophone preamplifiers
- Medical: Medical imaging systems; Medical monitors and recorders; Ultrasound equipment
- Audio: Tone control circuits; Headphone amplifiers; Audio filters; Electret Microphone

### Description

The -50V InterFET 2N4338 and 2N4339 are very low leakage low input capacitance N-channel JFETs for low noise precision amplifier stages. Gate leakages are typically less 750fA at room temperatures. The 2N4338 has a cutoff voltage of less than -1.0V ideal for low-level power supplies. Proprietary InterFET processes yield exceptionally high radiation tolerance.


Part Number	Description	Case	Packaging	
2N4338; 2N4339	Through-Hole	TO-18	Bulk	
PN4338; PN4339	Through-Hole	TO-92	Bulk	
SMP4338; SMP4339	Surface Mount	SOT23	Bulk	
	7" Tape and Reel: Max 3,000 Pieces		Minimum 1,000 Pieces	
SMP4338TR; SMP4339TR	13" Tape and Reel: Max 9,000 Pieces	SOT23	Tape and Reel	
2N4338COT; 2N4339COT	Chip Orientated Tray (COT Waffle Pack)	СОТ	400/Waffle Pack	
2N4338CFT; 2N4339CFT	Chip Face-up Tray (CFT Waffle Pack)	CFT	400/Waffle Pack	


#### Ordering Information Custom Part and Binning Options Available



NOTICE: Please refer to the end of this document for information on product materials, compliance, safety, and legal statements.







NOTE: S/D pins are interchangeable Source Drain connections







# **Electrical Characteristics**

### Maximum Ratings (@ T<sub>A</sub> = 25°C, Unless otherwise specified)

	Parameters	TO-18	SOT-23	TO-92	Unit
V <sub>RGS</sub>	Reverse Gate Source and Gate Drain Voltage	-30	-30	-30	V
IFG	Continuous Forward Gate Current	50	50	50	mA
PD	Continuous Device Power Dissipation <sup>1</sup>	500	350	500	mW
Р	Power Derating <sup>1</sup>	3.3	2.8	4	mW/°C
Tj	Operating Junction Temperature	-65 to 175	-55 to 150	-55 to 150	°C
Tstg	Storage Temperature	-65 to 175	-55 to 150	-55 to 150	°C

<sup>1</sup> Thermal power dissipation and derating values obtained with gate pin (substrate) thermally connected to pad and/or internal layer.

#### Static Characteristics (@ TA = 25°C, Unless otherwise specified)

			2N4338		2N4339		
	Parameters	Conditions	Min	Max	Min	Max	Unit
V(BR)GSS	Gate to Source Breakdown Voltage	V <sub>DS</sub> = <b>0</b> V, I <sub>G</sub> = -1μA	-50		-50		v
I <sub>GSS</sub>	Gate to Source Reverse Current	V <sub>GS</sub> = -30V, V <sub>DS</sub> = 0V, T <sub>A</sub> = 25°C V <sub>GS</sub> = -30V, V <sub>DS</sub> = 0V, T <sub>A</sub> = 150°C		-0.1 -100		-0.1 -100	nA
V <sub>GS(OFF)</sub>	Gate to Source Cutoff Voltage	$V_{DS} = 15V, I_D = 0.1 \mu A$	-0.3	-1.0	-0.6	-1.8	v
I <sub>DSS</sub>	Drain to Source Saturation Current	$V_{GS} = 0V, V_{DS} = 15V$ (Pulsed)	0.2	0.6	0.5	1.5	mA
ID(OFF)	Drain Cutoff Current	V <sub>DS</sub> = 15V, V <sub>GS</sub> = -5V		0.05		0.05	nA
I <sub>DF</sub>	Forward Diode Voltage	V <sub>DS</sub> = 0V, I <sub>GS</sub> = 10µA	0.4	0.8	0.4	0.8	V

### **Dynamic Characteristics** (@ TA = 25°C, Unless otherwise specified)

			2N4338		2N4339		
	Parameters	Conditions	Min	Max	Min	Max	Unit
GFS	Forward Transconductance	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 0V, f = 1kHz	600	1800	800	2400	μS
Gos	Output Conductance	$V_{DS}$ = 15V, $V_{GS}$ = 0V, f = 1kHz		5		15	μS
Rds(on)	Drain to Source ON Resistance	$V_{GS}$ = 0V, $I_D$ = 0A, f = 1kHz		2500		1700	Ω
Ciss	Input Capacitance	$V_{DS}$ = 15V, $V_{GS}$ = 0V, f = 1MHz		7		7	pF
Crss	Reverse Transfer Capacitance	$V_{DS}$ = 15V, $V_{GS}$ = 0V, f = 1MHz		3		3	pF
NF	Noise Figure	$V_{DS} = 15V, V_{GS} = 0V, f = 1kHz$ R <sub>G</sub> = 1 MΩ, BW = 200 Hz		1		1	dB






Order Now

Technical

Support

# 2N4338-9

## Typical 2N4338, 2N4339 Characteristics








Order Now

Technical

Support

# Typical 2N4338, 2N4339 Characteristics (Continued)





Technical


Support


Order

Now


# SOT23 (TO-236AB) Mechanical and Layout Data


### **Package Outline Data**





### Suggested Pad Layout





- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.12 grams
- 3. Molded plastic case UL 94V-0 rated
- For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
- 5. Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.






Order


Now

# **TO-18 Mechanical and Layout Data**

### **Package Outline Data**



### Suggested Through-Hole Layout



- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.29 grams
- 3. Bulk product is shipped in standard ESD shipping material
- 4. Refer to JEDEC standards for additional information.


- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided as a straight lead reference only. A more robust pattern may be desired for wave soldering and/or bent lead configurations.







# **TO-92 Mechanical and Layout Data**


### Package Outline Data





### Suggested Through-Hole Layout





- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.19 grams
- 3. Molded plastic case UL 94V-0 rated
- 4. Bulk product is shipped in standard ESD shipping material
- 5. Refer to JEDEC standards for additional information.

- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided as a straight lead reference only. A more robust pattern may be desired for wave soldering and/or bent lead configurations.







# **Compliance and Legal**

### Environment

InterFET parts follow the latest RoHS Compliance, REACH Compliance, Proposition 65 Statement, TSCA Statement, and Chemical Disposal and Waste Mitigation requirement and guidelines. For more on InterFET's Environmental Commitment please visit www.InterFET.com/environmental/.

Technical

Support

### **Package materials**

Parameters	SOT23	SOIC8	TO-92	Metal Case
Alloy	CDA194	C194 1/2H	C194 1/2H	Kovar
Cu	Balance	97% min	97% min	
Fe	2.1 - 2.6%	2.1 - 2.6%	2.1 - 2.6%	53%
Zn	0.05 – 0.2%	0.05 – 0.2%	0.05 - 0.15%	
Р	0.015 - 0.15%	0.015 - 0.15%	0.015 - 0.15%	
Pb	0.03% max	0.03% max	0.03% max	
Ni				29%
Со				17%
Mn				0.3%
Si				0.2%
С				<0.01%
Au				Plating

#### **Package tests**

Parameters SOT23		SOIC8	TO-92	Metal Case	
MSL	Level 1	Level 1	N/A	N/A	
ESD	Class M4 Machine Model Class 3A HBM				

### Legal Notice

InterFET Corporation reserves the right to make corrections, enhancements, improvements, modifications, and other changes to its semiconductor products without further notice to this document and any product described herein. InterFET does not assume any liability arising out of the application or use of this document or any product described herein. Unless InterFET has explicitly designated an individual product as meeting the requirements of a particular industry standard, InterFET is not responsible for any failure to meet such industry standard requirements.

InterFET Corporation assumes no liability for a customers product design or applications. Corporate designers and others who are developing systems that incorporate InterFET products understand and agree that they remain responsible for using their independent analysis, evaluation and judgment in designing their applications. Corporate designers and others have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications with all applicable regulations, laws and other applicable requirements.

InterFET Corporation resources are provided "as is" with potential faults. InterFET disclaims all other warranties or representations, express or implied, regarding resources or use thereof, including but not limited to accuracy or completeness, title, any widespread failure warranty and any implied warranties of merchantability, fitness for a particular purpose, and non-infringement of any third party intellectual property rights. InterFET shall not be liable for and shall not defend or indemnify designer against any claim, including but not limited to any infringement claim that relates to or is based on any combination of products even if described in InterFET resources or otherwise. In no event shall InterFET be liable for any actual, direct, special, collateral, indirect, punitive, incidental, consequential or exemplary damages in connection with or arising out of InterFET resources or use thereof, and regardless of whether InterFET has been advised of the possibility of such damages.