

# MOSFET – P-Channel POWERTRENCH®

**-20 V, -6 A, 37 mΩ**

## FDME510PZT

### General Description

This device is designed specifically for battery charging or load switching in cellular handset and other ultraportable applications. It features a MOSFET with low on-state resistance.

The MicroFET™ 1.6x1.6 Thin package offers exceptional thermal performance for its physical size and is well suited to switching and linear mode applications.

### Features

- Max  $r_{DS(on)}$  = 37 mΩ at  $V_{GS} = -4.5$  V,  $I_D = -5$  A
- Max  $r_{DS(on)}$  = 50 mΩ at  $V_{GS} = -2.5$  V,  $I_D = -4$  A
- Max  $r_{DS(on)}$  = 65 mΩ at  $V_{GS} = -1.8$  V,  $I_D = -3$  A
- Max  $r_{DS(on)}$  = 100 mΩ at  $V_{GS} = -1.5$  V,  $I_D = -2$  A
- Low Profile: 0.55 mm Maximum in the New Package MicroFET 1.6x1.6 Thin
- Free from Halogenated Compounds and Antimony Oxides
- HBM ESD Protection Level > 2400 V (Note 3)
- These Devices are Pb-Free and are RoHS Compliant

### MOSFET MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ , Unless otherwise specified)

Symbol	Parameter	Ratings	Unit
$V_{DS}$	Drain to Source Voltage	-20	V
$V_{GS}$	Gate to Source Voltage	±8	V
$I_D$	Drain Current Continuous ( $T_A = 25^\circ\text{C}$ ) (Note 1a) Pulsed	-6 -15	A
$P_D$	Power Dissipation for Single Operation ( $T_A = 25^\circ\text{C}$ ) (Note 1a) ( $T_A = 25^\circ\text{C}$ ) (Note 1b)	2.1 0.7	W
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range	-55 to +150	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### THERMAL CHARACTERISTICS


Symbol	Parameter	Ratings	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	60	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1b)	175	°C/W

$V_{DS}$	$I_D$ MAX	$r_{DS(on)}$ MAX
-20 V	-6 A	37 mΩ

### ELECTRICAL CONNECTION




P-Channel MOSFET



MicroFET  
(UDFN6)  
CASE 517DV

### MARKING DIAGRAM



- &Z = Assembly Plant Code
- &2 = 2-Digit Date Code (YW)
- &K = 2-Digit Lot Traceability Code
- 7T = Specific Device Code

### ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

# FDME510PZT

## PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Shipping†
7T	FDME510PZT	MicroFET 1.6x1.6 Thin (Pb-Free / Halide Free)	5,000 units / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
--------	-----------	-----------------	-----	-----	-----	------

### OFF CHARACTERISTICS

BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = -250 μA, V <sub>GS</sub> = 0 V	-20	-	-	V
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = -250 μA, referenced to 25°C	-	-13	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -16 V, V <sub>GS</sub> = 0 V	-	-	-1	μA
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±8 V, V <sub>DS</sub> = 0 V	-	-	±10	μA

### ON CHARACTERISTICS

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = -250 μA	-0.4	-0.5	-1.0	V
ΔV <sub>GS(th)</sub> /ΔT <sub>J</sub>	Gate to Source Threshold Voltage Temperature Coefficient	I <sub>D</sub> = -250 μA, referenced to 25°C	-	3	-	mV/°C
r <sub>DS(on)</sub>	Drain to Source On Resistance	V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -5 A V <sub>GS</sub> = -2.5 V, I <sub>D</sub> = -4 A V <sub>GS</sub> = -1.8 V, I <sub>D</sub> = -3 A V <sub>GS</sub> = -1.5 V, I <sub>D</sub> = -2 A V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -5 A, T <sub>J</sub> = 125°C	-	31 38 48 57 40	37 50 65 100 60	mΩ
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = -5 V, I <sub>D</sub> = -5 A	-	21	-	S

### DYNAMIC CHARACTERISTICS

C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = -10 V, V <sub>GS</sub> = 0 V, f = 1 MHz	-	1120	1490	pF
C <sub>oss</sub>	Output Capacitance		-	155	210	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		-	140	210	pF

### SWITCHING CHARACTERISTICS

t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = -10 V, I <sub>D</sub> = -5 A, V <sub>GS</sub> = -4.5 V, R <sub>GEN</sub> = 6 Ω	-	6.5	13	ns
t <sub>r</sub>	Rise Time		-	10	16	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		-	93	149	ns
t <sub>f</sub>	Fall Time		-	54	86	ns
Q <sub>g</sub>	Total Gate Charge	V <sub>DD</sub> = -10 V, I <sub>D</sub> = -5 A V <sub>GS</sub> = -4.5 V	-	16	22	nC
Q <sub>gs</sub>	Gate to Source Gate Charge		-	1.6	-	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge		-	4	-	nC

### DRAIN-SOURCE DIODE CHARACTERISTICS

V <sub>SD</sub>	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -1.6 A (Note 2)	-	-0.6	-1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = -5 A, di/dt = 100 A/μs	-	38	61	ns
Q <sub>rr</sub>	Reverse Recovery Charge		-	16	29	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


# FDME510PZT

## NOTES:

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 × 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is determined by the user's board design.



a) 60°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b) 175°C/W when mounted on a minimum pad of 2 oz copper.

2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.
3. The diode connected between the gate and source serves only as protection ESD. No gate overvoltage rating is implied.

# FDME510PZT

## TYPICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ , unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

# FDME510PZT

## TYPICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ , unless otherwise noted) (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Forward Bias Safe Operating Area




Figure 10. Gate Leakage Current vs. Gate to Source Voltage





Figure 11. Single Pulse Maximum Power Dissipation

# FDME510PZT

## TYPICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ , unless otherwise noted) (continued)








**Figure 12. Junction-to-Ambient Transient Thermal Response Curve**



**UDFN6 1.6x1.6, 0.5P**  
**CASE 517DV**  
**ISSUE O**

DATE 31 OCT 2016



**RECOMMENDED LAND PATTERN OPT 2**

- NOTES:**
- A. DOES NOT FULLY CONFORM TO JEDEC REGISTRATION
  - B. DIMENSIONS ARE IN MILLIMETERS.
  - C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.

<b>DOCUMENT NUMBER:</b>	<b>98AON13700G</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>UDFN6 1.6x1.6, 0.5P</b>	<b>PAGE 1 OF 1</b>

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at [www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)

