

ESD8708

ESD Protection Diode

Low Capacitance Array for High Speed Data Lines

The ESD8708 is designed specifically to protect four high speed differential pairs. Ultra-low capacitance and low ESD clamping voltage make this device an ideal solution for protecting voltage sensitive high speed data lines. The flow-through style package allows for easy PCB layout and matched trace lengths necessary to maintain consistent impedance for the high speed lines.

Features

- Integrated 4 Pairs (8 Lines) High Speed Data
- Single Connect, Flow through Routing
- Low Capacitance (0.5 pF Max, I/O to GND)
- Protection for the Following IEC Standards:
 - IEC 61000-4-2 Level 4 (ESD) ± 30 kV (Contact)
 - IEC 61000-4-5 (Lightning) 6.5 A (8/20 μ s)
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Gigabit Ethernet
- V-by-One HS
- LVDS
- Display Port

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

| Rating | Symbol | Value | Unit |
|---|------------------|----------------------|------------------|
| Operating Junction Temperature Range | T_J | -55 to +125 | $^\circ\text{C}$ |
| Storage Temperature Range | T_{stg} | -55 to +150 | $^\circ\text{C}$ |
| Lead Solder Temperature - Maximum (10 Seconds) | T_L | 260 | $^\circ\text{C}$ |
| IEC 61000-4-2 Contact (ESD) IEC 61000-4-2 Air (ESD) | ESD ESD | ± 30 ± 30 | kV kV |
| Maximum Peak Pulse Current 8/20 μ s @ $T_A = 25^\circ\text{C}$ (I/O-GND) | I_{PP} | 6.5 | A |


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

See Application Note AND8308/D for further description of survivability specs.




ON Semiconductor®

www.onsemi.com



UDFN14
CASE 517CN

MARKING DIAGRAM




8708 = Specific Device Code
M = Date Code
▪ = Pb-Free Package

ORDERING INFORMATION

| Device | Package | Shipping |
|--------------|---------------------|-----------------------|
| ESD8708MUTAG | UDFN14 (Pb-Free) | 3000 / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ESD8708



Center Pins, Pin 3, 6, 9, 12, 13, 14

Note: Common GND – Only Minimum of 1 GND connection required




Figure 1. Pin Schematic





Figure 2. Pin Configuration

Note: Only minimum of one pin needs to be connected to ground for functionality of all pins.

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

| Symbol | Parameter |
|-------------------|--|
| V _{RWM} | Working Peak Voltage |
| I _R | Maximum Reverse Leakage Current @ V _{RWM} |
| V _{BR} | Breakdown Voltage @ I _T |
| I _T | Test Current |
| V _{HOLD} | Holding Reverse Voltage |
| I _{HOLD} | Holding Reverse Current |
| R _{DYN} | Dynamic Resistance |
| I _{PP} | Maximum Peak Pulse Current |
| V _C | Clamping Voltage @ I _{PP} V _C = V _{HOLD} + (I _{PP} * R _{DYN}) |



ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit | | | | | | | | | | |
|--|---|---|--|--|------------------------|------------------------|---|-------------------------|--|-------------|---|------|------|--|--|--|
| Reverse Working Voltage | V _{RWM} | I/O Pin to GND | | | 3.3 | V | | | | | | | | | | |
| Breakdown Voltage | V _{BR} | I _T = 1 mA, I/O Pin to GND | 4.0 | 5.0 | 6.0 | V | | | | | | | | | | |
| Holding Reverse Voltage | V _{HOLD} | I/O Pin to GND | | 1.19 | | V | | | | | | | | | | |
| Holding Reverse Current | I _{HOLD} | I/O Pin to GND | | 20 | | mA | | | | | | | | | | |
| Reverse Peak Current | I _{PP} | IEC61000-4-5 (8/20 μs) | 6.5 | 7.5 | | A | | | | | | | | | | |
| Clamping Voltage (Note 1) | V _C | IEC61000-4-2, ±8 kV Contact | See Figures 3 and 4 | | | V | | | | | | | | | | |
| Clamping Voltage | V _C | I _{PP} = 1.5 A, Any I/O to GND (8/20 μs pulse) | | 2.6 | 3.2 | V | | | | | | | | | | |
| Clamping Voltage | V _C | I _{PP} = 5 A, Any I/O to GND (8/20 μs pulse) | | 3.9 | 5.2 | V | | | | | | | | | | |
| Clamping Voltage | V _C | I _{PP} = 6.5 A, Any I/O to GND (8/20 μs pulse) | | 4.9 | 6.8 | V | | | | | | | | | | |
| Clamping Voltage TLP (Note 2) See Figures 7 through 10 | V _C | <table border="0"> <tr> <td>I_{PP} = 8 A</td> <td rowspan="2">} IEC 61000-4-2 Level 2 equivalent (±4 kV Contact, ±4 kV Air)</td> </tr> <tr> <td>I_{PP} = -8 A</td> </tr> <tr> <td>I_{PP} = 16 A</td> <td rowspan="2">} IEC 61000-4-2 Level 4 equivalent (±8 kV Contact, ±15 kV Air)</td> </tr> <tr> <td>I_{PP} = -16 A</td> </tr> </table> | I _{PP} = 8 A | } IEC 61000-4-2 Level 2 equivalent (±4 kV Contact, ±4 kV Air) | I _{PP} = -8 A | I _{PP} = 16 A | } IEC 61000-4-2 Level 4 equivalent (±8 kV Contact, ±15 kV Air) | I _{PP} = -16 A | | 4.5 -3.8 | | V | | | | |
| I _{PP} = 8 A | } IEC 61000-4-2 Level 2 equivalent (±4 kV Contact, ±4 kV Air) | | | | | | | | | | | | | | | |
| I _{PP} = -8 A | | | | | | | | | | | | | | | | |
| I _{PP} = 16 A | } IEC 61000-4-2 Level 4 equivalent (±8 kV Contact, ±15 kV Air) | | | | | | | | | | | | | | | |
| I _{PP} = -16 A | | | | | | | | | | | | | | | | |
| Dynamic Resistance | R _{DYN} | I/O Pin to GND GND to I/O Pin | | 0.25 0.31 | | Ω | | | | | | | | | | |
| Junction Capacitance | C _J | <table border="0"> <tr> <td>V_R = 0 V, f = 1 MHz between I/O Pins and GND</td> <td>0.34</td> <td rowspan="4">0.5</td> <td rowspan="4">pF</td> </tr> <tr> <td>V_R = 0 V, f = 2.5 GHz between I/O Pins and GND</td> <td>0.30</td> </tr> <tr> <td>V_R = 0 V, f = 5.0 GHz between I/O Pins and GND</td> <td>0.31</td> </tr> <tr> <td>V_R = 0 V, f = 1 MHz, between I/O Pins</td> <td>0.18</td> <td>0.25</td> </tr> </table> | V _R = 0 V, f = 1 MHz between I/O Pins and GND | 0.34 | 0.5 | pF | V _R = 0 V, f = 2.5 GHz between I/O Pins and GND | 0.30 | V _R = 0 V, f = 5.0 GHz between I/O Pins and GND | 0.31 | V _R = 0 V, f = 1 MHz, between I/O Pins | 0.18 | 0.25 | | | |
| V _R = 0 V, f = 1 MHz between I/O Pins and GND | 0.34 | 0.5 | pF | | | | | | | | | | | | | |
| V _R = 0 V, f = 2.5 GHz between I/O Pins and GND | 0.30 | | | | | | | | | | | | | | | |
| V _R = 0 V, f = 5.0 GHz between I/O Pins and GND | 0.31 | | | | | | | | | | | | | | | |
| V _R = 0 V, f = 1 MHz, between I/O Pins | 0.18 | | | 0.25 | | | | | | | | | | | | |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- For test procedure see Figures 5 and 6 and application note AND8307/D.
- ANSI/ESD STM5.5.1 – Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model.
TLP conditions: Z₀ = 50 Ω, t_p = 100 ns, t_r = 1 ns, averaging window; t₁ = 70 ns to t₂ = 90 ns.




Figure 3. IEC61000-4-2 +8 kV Contact ESD Clamping Voltage




Figure 4. IEC61000-4-2 -8 kV Contact Clamping Voltage

ESD8708

IEC 61000-4-2 Spec.

| Level | Test Voltage (kV) | First Peak Current (A) | Current at 30 ns (A) | Current at 60 ns (A) |
|-------|-------------------|------------------------|----------------------|----------------------|
| 1 | 2 | 7.5 | 4 | 2 |
| 2 | 4 | 15 | 8 | 4 |
| 3 | 6 | 22.5 | 12 | 6 |
| 4 | 8 | 30 | 16 | 8 |




Figure 5. IEC61000-4-2 Spec




Figure 6. Diagram of ESD Clamping Voltage Test Setup

The following is taken from Application Note AND8307/D – Characterization of ESD Clamping Performance.

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.




Figure 7. Positive TLP I-V Curve




Figure 8. Negative TLP I-V Curve

Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I-V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 9. TLP I-V curves of ESD protection devices accurately demonstrate the product’s ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 10 where an 8 kV IEC 61000-4-2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I-V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels. For more information on TLP measurements and how to interpret them please refer to AND9007/D.




Figure 9. Simplified Schematic of a Typical TLP System




Figure 10. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms

ESD8708




Figure 11. IEC61000-4-5 8/20 μ s Pulse Waveform




Figure 12. Clamping Voltage vs. Peak Pulse Current ($t_p = 8/20 \mu$ s per Figure 11)




Figure 13. Capacitance over Frequency




Figure 14. Insertion Loss




Figure 15. Gigabit Ethernet

ESD8708




Figure 16. V-by-One HS Layout Diagram (for LCD Panel)

PCB Layout Guidelines

Steps must be taken for proper placement and signal trace routing of the ESD protection device in order to ensure the maximum ESD survivability and signal integrity for the application. Such steps are listed below.

- Place the ESD protection device as close as possible to the I/O connector to reduce the ESD path to ground and improve the protection performance.
- Make sure to use differential design methodology and impedance matching of all high speed signal traces.
- ♦ Use curved traces when possible to avoid unwanted reflections.
- ♦ Keep the trace lengths equal between the positive and negative lines of the differential data lanes to avoid common mode noise generation and impedance mismatch.
- ♦ Place grounds between high speed pairs and keep as much distance between pairs as possible to reduce crosstalk.

Latch-Up Considerations

ON Semiconductor’s 8000 series of ESD protection devices utilize a snap-back, SCR type structure. By using this technology, the potential for a latch-up condition was taken into account by performing load line analyses of common high speed serial interfaces. Example load lines for latch-up free applications and applications with the potential for latch-up are shown below with a generic IV characteristic of a snapback, SCR type structured device overlaid on each. In the latch-up free load line case, the IV characteristic of the snapback protection device intersects the load-line in one unique point (V_{OP} , I_{OP}). This is the only

stable operating point of the circuit and the system is therefore latch-up free. In the non-latch up free load line case, the IV characteristic of the snapback protection device intersects the load-line in two points (V_{OPA} , I_{OPA}) and (V_{OPB} , I_{OPB}). Therefore in this case, the potential for latch-up exists if the system settles at (V_{OPB} , I_{OPB}) after a transient. Because of this, ESD8708 should not be used for HDMI applications – ESD8104 or ESD8040 have been designed to be acceptable for HDMI applications without latch-up. Please refer to Application Note AND9116/D for a more in-depth explanation of latch-up considerations using ESD8000 series devices.




Figure 17. Example Load Lines for Latch-up Free Applications and Applications with the Potential for Latch-up

Table 1. SUMMARY OF SCR REQUIREMENTS FOR LATCH-UP FREE APPLICATIONS

| Application | VBR (min) (V) | IH (min) (mA) | VH (min) (V) | ON Semiconductor ESD8000 Series Recommended PN |
|-------------|---------------|---------------|--------------|--|
| HDMI TMDS | 3.465 | 54.78 | 1.0 | ESD8104, ESD8040 |
| DisplayPort | 3.600 | 25.00 | 1.0 | ESD8004, ESD8006, ESD8708 |
| V-by-One HS | 1.980 | 21.70 | 1.0 | ESD8708 |
| LVDS | 1.829 | 9.20 | 1.0 | ESD8708 |

MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS






ON Semiconductor®



SCALE 2:1

UDFN14, 5.5x1.5, 0.5P
CASE 517CN
ISSUE O

DATE 30 OCT 2012




NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.10 AND 0.20 MM FROM TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| MILLIMETERS | | |
|-------------|------|------|
| DIM | MIN | MAX |
| A | 0.45 | 0.55 |
| A1 | 0.00 | 0.05 |
| A3 | 0.13 | REF |
| b | 0.15 | 0.25 |
| D | 5.50 | BSC |
| D2 | 0.45 | 0.55 |
| E | 1.50 | BSC |
| E2 | 0.50 | 0.70 |
| e | 0.50 | BSC |
| L | 0.20 | 0.40 |
| L1 | 0.00 | 0.05 |


GENERIC MARKING DIAGRAM*



- XXXX = Specific Device Code
- M = Date Code
- = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking.

RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| | | |
|------------------|-----------------------|--|
| DOCUMENT NUMBER: | 98AON84523E | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION: | UDFN14, 5.5X1.5, 0.5P | PAGE 1 OF 1 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

