ESD5581

ESD Protection Diode

Micro-Packaged Diodes for ESD Protection

The ESD5581 is designed to protect voltage sensitive components that require low capacitance from ESD and transient voltage events. Excellent clamping capability, low capacitance, low leakage, and fast response time, make these parts ideal for ESD protection on designs where board space is at a premium.

Features

- Low Clamping Voltage
- Small Body Outline Dimensions: 0.62 mm x 0.32 mm
- Low Body Height: 0.3 mm
- Stand-off Voltage: 5 V
- IEC61000-4-2 Level 4 ESD Protection
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- µSD Card Protection
- Audio Line Protection
- GPIO

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
IEC 61000-4-2 (ESD) Contact Air		±30 ±30	kV
Total Power Dissipation on FR–5 Board (Note 1) @ T _A = 25°C Thermal Resistance, Junction–to–Ambient	P_D $R_{ hetaJA}$	250 400	mW °C/W
Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C
Lead Solder Temperature – Maximum (10 Second Duration)	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. $FR-5 = 1.0 \times 0.75 \times 0.62$ in.



ON Semiconductor®

www.onsemi.com



MARKING DIAGRAM

PIN 1



X3DFN2 CASE 152AF



= Specific Device Code

M = Date Code



X2DFN2 CASE 714AB



YC = Specific Device Code

M = Date Code

ORDERING INFORMATION

Device	Package	Shipping [†]
ESD5581MXT5G	X3DFN2 (Pb-Free)	10000 / Tape & Reel
ESD5581N2T5G	X2DFN2 (Pb-Free)	8000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


See Application Note AND8308/D for further description of survivability specs.

ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$

	•
Symbol	Parameter
Ipp	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ IPP
V_{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V _{BR}	Breakdown Voltage @ I _T
I _T	Test Current

^{*}See Application Note AND8308/D for detailed explanations of datasheet parameters.



ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reverse Working Voltage	V_{RWM}				5.0	V
Breakdown Voltage (Note 2)	V_{BR}	I _T = 1 mA	5.2	6.2	7.5	V
Reverse Leakage Current	I _R	V _{RWM} = 5 V			0.1	μΑ
Clamping Voltage (Note 3)	V _C	Ipp = 1 A			8.0	V
Clamping Voltage (Note 3)	V _C	Ipp = 4 A			10	V
Clamping Voltage (Note 3)	V _C	I _{PP} = 6 A		10.3	12	V
Clamping Voltage (Note 4)	V _C	IEC61000-4-2, ±8 kV Contact	See Figures 1 & 2		V	
Peak Pulse Current (Note 3)	I _{PP}	t _P = 8/20 μs	6.0			Α
Clamping Voltage TLP (Note 5)	V _C	I _{PP} = 16 A } IEC 61000-4-2 Level 4 equivalent (±8 kV Contact, ±15 kV Air)		11		V
Dynamic Resistance	R _{DYN}	TLP Pulse		0.22		Ω
Junction Capacitance	CJ	V _R = 0 V, f = 1 MHz			10	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 2. Breakdown voltage is tested from pin 1 to 2 and pin 2 to 1.
- 3. Non-repetitive current pulse at $T_A = 25$ °C, per IEC61000-4-5 waveform. (See Figure 12)
- 4. For test procedure see Figure 10 and application note AND8307/D.
- 5. ANSI/ESD STM5.5.1 Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions: $Z_0 = 50 \Omega$, $t_p = 100 \text{ ns}$, $t_r = 4 \text{ ns}$, averaging window; $t_1 = 30 \text{ ns}$ to $t_2 = 60 \text{ ns}$.

TYPICAL CHARACTERISTICS




Figure 1. ESD Clamping Voltage Screenshot Positive 8 kV Contact per IEC61000-4-2





Figure 2. ESD Clamping Voltage Screenshot Negative 8 kV Contact per IEC61000-4-2

TYPICAL CHARACTERISTICS



9 8 7 6 5 0 4 3 2 1 0 -5 -4 -3 -2 -1 0 1 2 3 4 5 VBias (V)

Figure 3. IV Characteristics

Figure 4. CV Characteristics





Figure 5. Capacitance over Frequency



-20 -18 -16 TLP CURRENT (A) -14 -12 -10 -8 -6 4 8 10 12 14 16 2 V_C, VOLTAGE (V)

Figure 6. Positive TLP I-V Curve

Figure 7. Negative TLP I-V Curve

ESD5581

TYPICAL CHARACTERISTICS




Figure 8. Pin 1–2 Clamping Voltage vs. Peak Pulse Current (t_p = 8/20 μ s)




Figure 9. Pin 2–1 Clamping Voltage vs. Peak Pulse Current (t_p = 8/20 μ s)

IEC 61000-4-2 Spec.

Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 10. IEC61000-4-2 Spec




Figure 11. Diagram of ESD Test Setup

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000–4–2 waveform. Since the IEC61000–4–2 was written as a pass/fail spec for larger systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage

at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.




Figure 12. 8 X 20 µs Pulse Waveform

ESD5581

Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 13. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 14 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels. For more information on TLP requirements, and how to interrupt them, please refer to AND9007/D.




Figure 13. Simplified Schematic of a Typical TLP System






Figure 14. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms




X3DFN2 0.62x0.32x0.24, 0.35P CASE 152AF ISSUE C

DATE 08 AUG 2023







GENERIC MARKING DIAGRAM*




X = Specific Device Code

M = Date Code

NOTES:

- .. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. 0201

	MILLIMETERS		
DIM	MIN.	N□M.	MAX.
Α	0,25	0.29	0.33
A1	0.00		0.05
A2	0.14	0.24	0.34
b	0.22	0.25	0.28
b2	0.150 REF		
D	0.58	0.62	0.66
Е	0.28	0.32	0.36
е	0.355 BSC		
L2	0.17	0.20	0.23
L3	0.050 REF		



RECOMMENDED MOUNTING FOOTPRINT*

* For additional information on our Pb-Free strategy and soldering details, please download the □N Semiconductor Soldering and Mounting Techniques Reference Manual, S□LDERRM/D.

DOCUMENT NUMBER:	98AON56472E	Electronic versions are uncontrolled except when accessed directly from the Document Reportant Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	X3DFN2 0.62x0.32x0.24, 0.35P		PAGE 1 OF 1


onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.


^{*}This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.




X2DFN2 1.0x0.6, 0.65P CASE 714AB **ISSUE B**

DATE 21 NOV 2017







BOTTOM VIEW

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. EXPOSED COPPER ALLOWED AS SHOWN.

	MILLIMETERS			
DIM	MIN NOM MAX			
Α	0.34	0.37	0.40	
A 1		0.03	0.05	
q	0.45	0.50	0.55	
D	0.95	1.00	1.05	
Е	0.55	0.60	0.65	
е	0.65 BSC			
_	0.20	0.25	0.30	


GENERIC MARKING DIAGRAM*



XX = Specific Device Code

M = Date Code

RECOMMENDED SOLDER FOOTPRINT*



DIMENSIONS: MILLIMETERS

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON98172F	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	X2DFN2 1.0X0.6, 0.65P		PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales