

# **Description**

The SR1020 is a digitally programmable UWB wireless transceiver. It transmits in the license-free UWB spectrum from 6.0 - 9.3 GHz by using short impulses that enable highly robust and energy efficient communications.

The transceiver allows for the dynamic shaping of its output spectrum to comply with international UWB emission limits or tailor its emissions to a wide range of spectral masks. The circuits are aggressively duty cycled to enable ultra low power operation. The ASIC is composed of an impulse radio with an RF transmitter and receiver, power management unit, sleep counter and digital / baseband hardware. The ASIC communicates over an SPI interface to an MCU running the link layer.

The SR1020 can achieve ultra-low power consumption within a wide range of data rates making it a highly versatile solution.

It is an excellent solution for wireless applications that benefit from high degrees of energy efficiency, short latency, versatile operation or robust communications.

### **Features**

- UWB Radio Transceiver
	- **–** 6.0 9.3 GHz frequency band
	- **–** 20.48 Mbps symbol rate
	- **–** 500 MHz to 3 GHz reconfigurable TX bandwidth
	- **–** Up to 3 dBm/20MHz tunable TX symbol energy
	- **–** -75 dBm/20MHz RX sensitivity
	- **–** 100 Ohm differential antenna interface, no matching components required
- Integrated clock management
	- **–** Only one 32.768 kHz external XTAL required
	- **–** Always-on real time clock[1](#page-0-0)
	- **–** Synthesized 20.48 MHz system clock
- Ultra-low power consumption
	- **–** 1.8 V 3.3 V supply voltage
	- **–** Internal DC-DC converter

#### <span id="page-0-0"></span><sup>1</sup>Except in SHUTDOWN mode.

# **Device Information**





### <span id="page-0-1"></span>**Table 1: Package Information**



- Versatile digital core
	- **–** Up to 50 MHz SPI interface
	- **–** Modem supports OOK modulation, differential encoding, 32-bit sync word, punctured FEC, and 16-bit CRC
	- **–** Independent 1 kbit TX and 1 kbit RX FIFOs
	- **–** 1 kbit NVM memory
- Supply current  $@3.3$  V
	- **–** 0.39 mA/Mbps Active RX
	- **–** 0.12 mA/Mbps Active TX
	- **–** 300 uA Idle mode (PLL on, DC-DC on)
	- **–** 41 uA Shallow Sleep mode (PLL on, DC-DC off)
	- **–** 920 nA Deep Sleep mode (PLL off, RTC on)
	- **–** 55 nA Shutdown mode (RTC off, no retention)
- 28 pins, 4 mm x 4 mm QFN package for use in compact systems
- Small number of external components required



# **Contents**









# <span id="page-3-0"></span>**1 System Overview**

### <span id="page-3-1"></span>**1.1 Block Diagram**



<span id="page-3-4"></span>**Figure 1: System Block Diagram**

# <span id="page-3-2"></span>**1.2 Radio Transceiver, Modem and FIFO**

The radio transceiver is a proprietary impulse radio which operates in the license-free UWB spectrum. The radio is powered by the 1.0V power domain and is heavily power cycled to reduce power consumption.

The transmitter is highly flexible and can be adapted to efficiently fill the available RF spectrum, taking into account the realized antenna gains in a specific implementation. The receiver operates in non-coherent mode and is robust to in-band and out-of-band interferers. On-Off Keying (OOK) is supported by the modem, as well as differential encoding, punctured FEC (1.0, 1.33, 1.66 and 2.0 rate), variable preamble length, 32-bit sync word, 8 or 16-bit address, and 16-bit programable CRC. A 1kbit RX FIFO and 1kbit TX FIFO is available to buffer the packets.

The data rate and available RF spectrum constrain the allowable transmitter parameters. As a result, the link budget is higher for low datarate links and lower for high datarate links.

### <span id="page-3-3"></span>**1.3 Power Modes**

There are four different power modes in the SR1020:

- *P0 Active Mode*: All systems are active and reception or transmission is in progress.
- *P1 Idle Mode*: The receiver and transmitter are off and the system is waiting.
- *P2 Shallow Sleep Mode*: The 1V power domain is off, but the bias and PLL domains are powered on.
- *P3 Deep Sleep Mode*: All domains are powered off except the XTAL oscillator and RTC. SPI communication is fully functional.
- *P4 Shutdown Mode*: All domains are powered off and SPI communication is not functional.

Accurate power cycling is key to reaching high energy efficiencies in the chip. Deeper sleep modes consume less power but take longer to wake up from. Power modes cannot be skipped, for example: waking up from P3 to P0 requires traversing through P2 and P1 first. The sleep controller contains automatic sleep and wake-up conditions



to facilitate this process.

### <span id="page-4-0"></span>**1.4 Reset and Shutdown**

At system startup, the RSTN pin should be held low until the supply voltage is stable. Normal operation starts after pulling RSTN high.

The Shutdown mode allows minimum current consumption, and can be entered by pulling SHUTDOWN high. Wakeup from Shutdown mode is accomplished by pulling SHUTDOWN low, while keeping RSTN low to reset the ASIC. Normal operation starts after pulling RSTN high.

# <span id="page-4-1"></span>**1.5 Interrupt Controller and RTC**

The interrupt controller can be programmed to launch an asynchronous interrupt on IRQ on certain events. This allows the MCU to sleep. Common interrupt events include packet reception, frame transmit completed, wake-up from sleep, and more.

A low-power Real Time Clock (RTC) is available in every mode except Shutdown, which can wake up into higher sleep modes.

# <span id="page-4-2"></span>**1.6 SPI**

The Serial Peripheral Interface (SPI) allows modification of the registers and acts as the interface to the FIFOs. The fundamental operation mode is 8-bit slave. MOSI is sampled on the SCK rising edge, and MISO is setup on the falling edge of SCK. This corresponds to SPI mode 0.

Communication occurs in 2 bytes packets (unless in burst mode), with the first byte being the command byte and the second byte being the data. The command byte contains a 6-bit address in LSBs (bits 5-0), the write flag in bit 6 and the burst flag in bit 7. When the write flag is high, the data byte on MOSI is written to the address. If the write flag is low, the data byte in MISO contains the content of the register. The burst flag supports multi-byte transfers to and from the FIFOs.

The SPI interface is always available, in every sleep mode except Shutdown. The timing characteristics of the SPI interface can be found in Table [14.](#page-12-0)

### <span id="page-4-3"></span>**1.7 Clocks**

A 32.768 kHz clock is generated by the XTAL oscillator using an external crystal. This clock powers the Real Time Clock (RTC) implementation.

A 20.48 MHz clock is synthesized on-chip from the XTAL clock using a PLL. This PLL requires an off-chip loop filter and is power cycled according to the usage profile.

It is also possible to supply an external 32.768 kHz and/or 20.48 MHz clock from elsewhere in the system.

The XTAL CLK and PLL CLK pins can be configured as clock inputs for the 32.768 kHz and 20.48 MHz clock respectively. These clocks must conform to the specifications in Tables [7,](#page-11-0) [8,](#page-11-1) [9,](#page-11-2) and [10.](#page-11-3)

**Warning: PLL CLK or XTAL CLK pins are pulled down to ground at startup. If an external oscillator is connected** to one of those pins, and if that oscillator is also used by other devices, then these might be prevented from working normally while the radio is not completely configured.



# <span id="page-5-0"></span>**1.8 Power Management**

A buck DC-DC converter generates a 1.0 V regulated supply from the main power supply. This supply is available in Idle and Active mode. The NVM, radio transceiver and modem are powered by this supply.

# <span id="page-5-1"></span>**1.9 NVM**

A 1 kbit Non Volatile Memory (NVM) is available for storing calibration data.



# <span id="page-6-0"></span>**2 Pinout**



<span id="page-6-1"></span>**Figure 2: QFN28 package pins (top view through package)**

<span id="page-6-2"></span>

<span id="page-6-3"></span>







# <span id="page-8-0"></span>**3 Application Circuit**



<span id="page-8-1"></span>**Figure 3: Application circuit.**

The schematic of a typical application is given in Figure [3.](#page-8-1) Please observe the following guidelines:

- Connect RFP and RFN to the balun/antenna with a 100 Ohm differential transmission line.
- Connect AVDD\_3V and DVDD\_3V to the supply voltage with a low impedance trace.
- Place  $C_{BAT}$  as close as possible to DVDD\_3V.  $C_{BAT}$  can be increased for better supply noise rejection.
- Only place a decoupling capacitor on  $DVDD_1V8$ , this is not a supply pin.
- Connect CSN, SCK, MOSI, MISO and IRQ to your MCU. Use of RSTN and/or SHUTDOWN is optional. If not used, connect SHUTDOWN to GND, and RSTN to an RC network as shown in Figure [4.](#page-9-0)
- Connect DEBUG EN, SCAN EN and DVDD NVM to GND.
- When using XTAL\_CLK and/or PLL\_CLK as clock inputs, connect to your clock source. Leave unconnected otherwise.
- **Warning**: PLL\_CLK and XTAL CLK pins are pulled down to ground at startup. If an external oscillator is connected to one of those pins, and if that oscillator is also used by other devices, then these might be prevented from working normally while the radio is not completely configured.
- Minimize the capacitance on the REG  $\circ$ UT node, including the parallel capacitance of the inductor.
- Use a 1% 2.2 M $\Omega$  resistor for R<sub>BIAS</sub>.
- Adjust C3 and C4 to the specifications of your crystal.



- It is advised to use an inductor for L<sub>DCDC</sub> with  $< 1\Omega$  ESR,  $> 200$  mA saturation current, and  $> 200$  MHz self-resonance frequency.
- Connect all GND pads together with low impedance.



<span id="page-9-0"></span>**Figure 4: Alternative reset network.**



# <span id="page-10-0"></span>**4 Electrical Characteristics**

Default measurement conditions:  $AVDD_3V$ ,  $DVDD_3V = 3.3 V$ , temperature = 25 °C.





#### <span id="page-10-5"></span>**Table 4: Recommended Operating Conditions**



#### <span id="page-10-4"></span>**Table 5: DC Characteristics**



DC current consumption is reduced by duty cycling depending on data rate, as further outlined in Section [5.4.](#page-14-1)

<span id="page-10-2"></span><span id="page-10-1"></span><sup>1</sup>Accuracy of AVDD\_3V and DVDD\_3V should be within +/- 5%.

 $2$ When a coin cell battery with high internal resistance is used, it is recommended to add a 10 uF capacitor to the AVDD\_3V, DVDD\_3V net in order to meet this requirement.

<span id="page-10-3"></span><sup>3</sup>0 dBm/20MHz symbol energy, random data



### <span id="page-11-4"></span>**Table 6: Timing Characteristics**



#### <span id="page-11-0"></span>**Table 7: Internal XTAL Characteristics**



#### <span id="page-11-1"></span>**Table 8: External XTAL Clock Requirements**



#### <span id="page-11-2"></span>**Table 9: Internal PLL Characteristics**



### <span id="page-11-3"></span>**Table 10: External PLL Clock Requirements**



#### <span id="page-11-5"></span>**Table 11: DC-DC Characteristics**





### <span id="page-12-5"></span>**Table 12: Radio Characteristics**



#### <span id="page-12-4"></span>**Table 13: IO Characteristics**



#### <span id="page-12-0"></span>**Table 14: SPI Characteristics**



<span id="page-12-1"></span><sup>&</sup>lt;sup>4</sup>As expressed in the average power during the symbol time (i.e. the total energy in a symbol).<br><sup>5</sup>Interferer power at which sensitivity is reduced by 3 dB.

<span id="page-12-3"></span><span id="page-12-2"></span>

<sup>6</sup>Depending on the used UWB channel



# <span id="page-13-0"></span>**5 Operational Details**

### <span id="page-13-1"></span>**5.1 Power States**

The power states are summarized in Table [15.](#page-13-3)



#### <span id="page-13-3"></span>**Table 15: Power States**

# <span id="page-13-2"></span>**5.2 Power-up Sequence**

core is initialized to the default register state.



Figure [5](#page-13-4) illustrates the power-on sequence and wake-up out of shutdown. Note that in both sequences the digital

<span id="page-13-4"></span>

<span id="page-13-5"></span>**Figure 6: XTAL sequence with internal (left) and external (right) 32.768 kHz source.**

After power-on or leaving shutdown mode, the XTAL clock source has to provide a stable 32.768 kHz clock before deep sleep can be exited into shallow sleep. An external 32.768 kHz clock source can be used as an input to the XTAL\_CLK pin, as shown in Figure [6.](#page-13-5)

**Warning**: PLL\_CLK or XTAL\_CLK pins are pulled down to ground at startup. If an external oscillator is connected to one of those pins, and if that oscillator is also used by other devices, then these might be prevented from working normally while the radio is not completely configured.



# <span id="page-14-0"></span>**5.3 Sleep Timing**

Depending on the packet rate, the radio can transition in either the deep sleep, shallow sleep or idle state in between packets. Figure [7](#page-14-2) illustrates the state transitions in these three modes.



<span id="page-14-2"></span>**Figure 7: Power profiles (at 3.3 V supply voltage) for deep sleep (top), shallow sleep (middle) and idle (bottom).**

Each state draws a different current from the supply, please refer to Table [5.](#page-10-4) Peak currents in the RX or TX active state can be partially supplied by the supply decoupling capacitor on the AVDD\_3V, DVDD\_3V net.

# <span id="page-14-1"></span>**5.4 Power Consumption Model**

The following equation captures a first order model for the average power consumption,  $P_{avg}$ , of the ASIC:

$$
P_{avg} = P_{sleep} + R_{packet} \cdot \left[ E_{startup} + E_{bit} \cdot N_{bits} \right]
$$
  

$$
N_{bits} = N_{guard} + N_{preamble} + N_{payload} \cdot K_{mod}
$$
 (1)

where  $P_{sleep}$  is the sleep power,  $E_{startup}$  is the energy required to startup a packet,  $E_{bit}$  is the energy to transmit or receive a bit,  $R_{packet}$  is the number of packets received/transmitted per second,  $N_{guard}$  is the number of symbols in the guard interval in number of symbols (typically 0 for TX and 50 for RX),  $N_{preamble}$  is the number of symbols in the preamble (typically 100), and  $K_{mod}$  is the modulation / FEC multiplier (which is equal to the FEC rate without, and twice the FEC rate with differential encoding).

This equation has three parts: a constant part due to sleep power, a part that scales with the packet rate  $R_{packet}$ , and a part that scales with the data rate  $R_{packet} \cdot N_{payload}$ .

Table [16](#page-15-1) states the coefficients for 1.8, 2.5 and 3.3 V supply voltage.







#### <span id="page-15-1"></span>**Table 16: Power coefficients**

The three sleep states offer different trade offs between sleep power, startup energy, and startup time.

Figure [8](#page-15-3) gives an example for 64 bytes payload per packet and FEC 1.33.

In this example :

- At a payload data rate under 128kbps , the deep sleep state offers a low sleep current at the cost of an energy cost to startup for a packet.
- Between 128 kbps and 2 Mbps, the shallow sleep state offers medium sleep power at a low startup cost.
- Above 2 Mbps, the startup time from shallow sleep can become disadvantageous, and the idle state can be used.



<span id="page-15-3"></span>**Figure 8: Power consumption, 1.8 V supply, 64 byte packet, FEC 1.33.**

#### <span id="page-15-0"></span>**5.5 Link Budget**

Two factors dictate the link budget of a wireless system: the transmitted energy per symbol, and the receiver sensitivity. In UWB systems, the transmitted energy is subject to limits in both average power and peak power.

The limit on average power during a 1 ms observation time is a power density of -41.3 dBm/MHz. The maximum allowable average power  $P_{AVG}$  is given by:

$$
P_{AVG} = -41.3 \text{ dBm} / \text{MHz} + 10 \cdot \log_{10} (BW_{TX}) - 1 \text{ dB}
$$
 (2)

<span id="page-15-2"></span><sup>&</sup>lt;sup>7</sup>Includes energy lost in DC-DC capacitor,  $C_{DCDC}$  = 360 nF



where  $BW_{TX}$  is the used bandwidth during transmission, and a 1 dB margin to the limit is maintained. Occupying a larger transmitter bandwidth will therefore allow a larger energy per symbol.

The energy that can be transmitted in each symbol depends on the achieved data rate as:

$$
E_{TX} = P_{AVG} + 10 \cdot \log_{10} \left( \frac{20.48 \text{ MHz}}{DR} \right) + 3 \text{ dB}
$$
 (3)

where  $DR$  is the data rate, and the 3 dB is due to the PHY layer sending a maximum of 50% 1s in OOK modulation. The data rate is equal to the number of bits in each packet  $N_{bits}$  multiplied by the packet rate  $R_{packet}$ .

On the other hand, regulations also place a limit of 0 dBm on the emitted peak power in 50 MHz RBW. This limits the maximum amount of energy in a symbol, regardless of data rate. In practice, at a symbol rate of 20.48 Mbps the maximum  $E_{TX}$  is limited to 2 dBm/20 MHz $^8$  $^8$ .

For high data rates the transmitted energy is therefore limited by the average power requirement, while for low data rate it is limited by the peak power requirement.

At the receiver, the sensitivity at the antenna is:

$$
E_{min} = E_{RX,min} - G_R \tag{4}
$$

where  $E_{RX,min}$  is the receiver sensitivity and  $G_R$  is the antenna gain including PCB losses.

The link budget is then given by:

$$
Link Budget = E_{TX} - E_{min} \tag{5}
$$

Figure [9](#page-16-1) illustrates the link budget for 0 dBi antenna gain and several transmit bandwidths.



#### <span id="page-16-1"></span>**Figure 9: Link budget for 0 dBi antenna gain, FEC 1.33 and 64 Bytes per packet.**

<span id="page-16-0"></span><sup>&</sup>lt;sup>8</sup>An energy of 0 dBm/20 MHz signifies that the average power during a symbol of duration 1/20.48 MHz is 0 dBm, such that if a continuous stream of bit 1 symbols is transmitted the average power is 0 dBm.



# <span id="page-17-0"></span>**5.6 SPI Protocol**



Figure [10](#page-17-1) illustrates the timing of the SPI protocol. The CSN pin has to be pulled low during each transaction, the MISO pin is high-Z otherwise. The SPI clock on SCK idles low, MOSI and MISO change on the falling edge of SCK, and are sampled on the rising edge of SCK. The word size of the protocol is a single byte, the MSB is shifted in first, the LSB is shifted in last.

<span id="page-17-1"></span>

<span id="page-17-2"></span>**Figure 11: SPI read and write register transaction.**

The non-burst read and write register protocol is illustrated in Figure [11.](#page-17-2) Every read and write transaction starts with a command byte, where the MSB bit indicates if a normal (low bit) or a burst (high bit) transmission is coming, and the MSB-1 bit indicates if the transaction will be read (low bit) or write (high bit), and includes a 6-bit register address. The MISO line will return the contents of the 0x00 register during the command byte.

During a read transaction, the contents of the register indicated by the address in the command byte is returned on MISO, and the second byte on MOSI is ignored.

During a write transaction, the new content of the register indicated by the address in the command byte is put on MOSI, and the second byte on MISO is always 0x00.

For multi-byte SPI transfers, there must be an inter-byte spacing of at least 1 SPI clock (SCK) period.

<span id="page-17-3"></span>



The burst read and write register protocol is illustrated in Figure [12.](#page-17-3) To enable burst mode, the MSB bit in the command byte is set high, followed by the read/write flag and the 6-bit address. Subsequent bytes are read from or written to subsequent register addresses, with the address clamped to 0x3F. To exit burst mode, CSN has to be pulled high to end the transaction.

Burst mode allows to read or write a block of registers, or to read or write multiple bytes to the FIFOs (which reside on address 0x3F).



# <span id="page-19-0"></span>**6 PHY Layer**

This section outlines the SR1000 series UWB PHY layer with 20.48 MHz symbol rate.

# <span id="page-19-1"></span>**6.1 General**

The PHY layer is based on impulse radio signaling in the 6.0 - 9.3 GHz frequency band.

Each radio is free to fill this spectrum, as long as local UWB spectral regulations are met. The aim is to transmit at a fast rate, then release the channel as soon as possible to enhance multi-user co-existence. This type of bursty transmission also greatly reduces power consumption as compared to time-spread UWB standards.

The instantaneous bandwidth of the channel is 500 MHz to facilitate sufficient sensitivity at the receiver. The radio can transmit multiple packets at different RF frequencies in a 1 ms time frame, in order to fill more spectrum and increase the energy in a symbol. Information is encoded in the existence or non existence of a pulse train.

On-Off Keying (OOK) is supported, at a 20.48 MHz symbol rate. The preamble consists of a variable length alternate 1s and 0s, followed by a 32-bit sync word, variable payload, and 16-bit Cyclic Redundancy Check (CRC). The payload and CRC are optionally encoded with a 1/1.33, 1/1.66, or 1/2.0 Viterbi rate, punctured convolutional Forward Error Correction (FEC) code.

# <span id="page-19-2"></span>**6.2 Symbol Structure**



<span id="page-19-3"></span>**Figure 13: Symbol structure**

Figure [13](#page-19-3) outlines the structure of a symbol. Each symbol has a length of 1/20.48 MHz, and is subdivided in to 12 pulse positions (of approx. 4 ns length). Each of the first 6 pulse positions can contain a pulse, while the last 6 pulse positions are reserved as a guard interval against Inter Symbol Interference (ISI). A pulse is allowed to spill over in the next pulse position, to support accurate pulse shaping. The radio is free to assign a number of 1 up to 6 pulses of different pulse width and center frequencies to the first 6 pulse positions.





# <span id="page-20-0"></span>**6.3 Encoding**



<span id="page-20-3"></span>**Figure 14: Encoding formats**

Figure [13](#page-19-3) outlines the available encoding formats. In the base modulation, the total absence of pulses encoding a 0 bit, and the existence of pulses encodes a 1 bit. Both preamble and sync word shall be encoded by the base modulation only.

In addition, the payload and CRC can be optionally encoded in a half rate 1-bit or 2-bit differential encoding. 1-bit differential encoding represents bits in two OOK modulated symbols, with a zero bit encoded as a 1 followed by a 0, and a one bit encoded as a 0 followed by a 1. 2-bit differential encoding represents two bits in four OOK modulated symbol, one of which carries a 1 symbol and the other 3 carry a 0 symbol.

### <span id="page-20-1"></span>**6.4 Packet Structure**



#### <span id="page-20-2"></span>**Figure 15: Packet structure**

Figure [15](#page-20-2) outlines the structure of a packet. Each packet consists of a preamble, sync word, payload and CRC, with optional Address, Size and FEC Trail bits. The optional bits are inserted into the packet structure and do not consume any bits of the Payload.

The preamble is an alternate sequence of 1 and 0 symbols. It is followed by a 32-bit sync word, which is programmable by the MAC layer. The payload has a variable length of 1 up to 128 bytes, followed by a 16-bit CRC calculated over the payload. The CRC polynomial is programmable by the MAC layer.

The default broadcast sync word shall be 0x5EA6C11D. The default broadcast CRC polynomial shall be 0x8005.

Optionally, the PHY layer can append an 8-or 16-bit bit address field and/or 8-bit packet size field at the start of the payload, which is encoded in the same manner.

If the address field is enabled, packet filtering shall be performed in the PHY layer based on the received address. If the packet size field is enabled, the receiver will put that exact amount of bytes into the FIFO, or a maximum number of bytes as indicated by the MAC layer. In default broadcast, these fields shall be disabled and the default packet size shall be 16 bytes.



# <span id="page-21-0"></span>**6.5 Signal Quality and Clear Channel Assesment**

The PHY layer shall provide a readout of channel energy called Received Noise Strength Indicator (RNSI), and a readout of symbol energy after sync word triggering called Received Signal Strength Indicator (RSSI).

Access to the channel can optionally be restricted by a Clear Channel Assessment (CCA) check of the channel energy, with adjustable threshold.

# <span id="page-21-1"></span>**6.6 Auto Reply**

The PHY layer shall support conditional automatic transmission of a packet after successful packet reception without intervention of the MAC layer. This mechanism facilitates fast and efficient acknowledgment of received packets, as well as a information return channel. The Auto Reply packet payload shall be loaded into the transmit FIFO before primary reception occurs.



# <span id="page-22-0"></span>**7 Registers**

# <span id="page-22-1"></span>**7.1 Overview**

# <span id="page-22-2"></span>**Table 17: Register Overview**

<span id="page-22-3"></span>





### <span id="page-23-0"></span>**7.2 Register Addresses**

#### **7.2.1 Register Address 0x00: Main device flags**

#### **Table 18: Register Address 0x00**



STAT2IRQ = Auxiliary Device Flags Status: 1 if any IRQ flag is set in register 0x01, 0 otherwise.

PKBEGINI = Packet beginning interrupt: set when transmitter or receiver reaches synchronization word, cleared on read.

RXTIMEOI = Receiver timeout interrupt: set when receiver times out on a packet, cleared on read.

TXENDI = Packet transmission end interrupt: set when transmitter completes packet transmission, cleared on read.

NEWPKTI = New packet reception interrupt: set when receiver completes packet reception, cleared on read.

ADDRMATI = New packet address field match interrupt: set when receiver matches the address field, cleared on





read.

BRDCASTI = New broadcast packet reception end interrupt: set when receiver matches a broadcast address (all ones), cleared on read.

CRCPASSI = New packet CRC pass interrupt: set when receiver matches valid CRC field, cleared on read.

IRQPOLAR = Interrupt ReQuest output pin polarity: 1 the IRQ pin is active high, 0 the IRQ pin is active low.

PKBEGINE = Packet beginning interrupt enable: 1 PKBEGINI interrupt will assert IRQ pin, 0 no effect.

RXTIMEOE = Receiver timeout interrupt enable: 1 RXTIMEOI interrupt will assert IRQ pin, 0 no effect.

TXENDE = Packet transmission end interrupt enable: 1 TXENDI interrupt will assert IRQ pin, 0 no effect.

NEWPKTE = New packet reception interrupt enable: 1 NEWPKTI interrupt will assert IRQ pin, 0 no effect.

ADDRMATE = New packet address field match interrupt enable: 1 ADDRMATI interrupt will assert IRQ pin, 0 no effect.

BRDCASTE = New broadcast packet reception end interrupt enable: 1 BRDCASTI interrupt will assert IRQ pin, 0 no effect.

CRCPASSE = New packet CRC pass interrupt enable: 1 CRCPASSI interrupt will assert IRQ pin, 0 no effect.

#### **7.2.2 Register Address 0x01: Auxiliary device flags**

#### <span id="page-24-0"></span>**Table 19: Register Address 0x01**



XOTIMERI = Crystal oscillator timer interrupt: set when crystal timer reaches zero, cleared on read.

WAKEUPI = Wake-up interrupt: set when radio finishes waking up, cleared on read.

CSCFAILI = Carrier sensing check failure interrupt: set when receiver senses carrier over threshold, cleared on read.

TXUDRFLI = Transmission buffer underflow interrupt: set when transmitter attempts read on empty TX FIFO, cleared on read.

RXOVRFLI = Reception buffer overflow interrupt: set when receiver attempts write on full RX FIFO, cleared after FLUSHRX command.

TXOVRFLI = Transmission buffer overflow interrupt: set when SPI attempts write on full TX FIFO, cleared after FLUSHTX command.

BUFLOADI = Data buffer load threshold interrupt: set when currently used FIFO (RX if RXMODE = 1, TX otherwise) is below its threshold (RXTHRESH if RXMODE  $= 1$ , TXTHRESH otherwise), cleared otherwise.

BUFSTOPI = Data buffer stop interrupt: set when either the RX FIFO has less than two bytes (if RXMODE = 1), or the TX FIFO has less than two bytes of free space left (if RXMODE = 0). Cleared otherwise.

XOTIMERE = Crystal oscillator timer interrupt enable: 1 XOTIMERI interrupt will assert IRQ pin, 0 no effect.

WAKEUPE = Wake-up interrupt enable: 1 WAKEUPI interrupt will assert IRQ pin, 0 no effect.

CSCFAILE = Carrier sensing check failure interrupt enable: 1 CSCFAILI interrupt will assert IRQ pin, 0 no effect.

TXUDRFLE = Transmission buffer underflow interrupt enable: 1 TXUDRFLI interrupt will assert IRQ pin, 0 no effect.



RXOVRFLE = Reception buffer overflow interrupt enable: 1 RXOVRFLI interrupt will assert IRQ pin, 0 no effect. TXOVRFLE = Transmission buffer overflow interrupt enable: 1 TXOVRFLI interrupt will assert IRQ pin, 0 no effect. BUFLOADE = Data buffer load threshold interrupt enable: 1 BUFLOADI interrupt will assert IRQ pin, 0 no effect. BUFSTOPE = Data buffer load stop interrupt enable: 1 BUFSTOPI interrupt will assert IRQ pin, 0 no effect.

#### **7.2.3 Register Address 0x02: Transmission buffer status**

#### <span id="page-25-0"></span>**Table 20: Register Address 0x02**



TXBUFLOAD = Transmission buffer load: number of bytes of data in TX FIFO.

TXIRQEN = Transmission buffer load threshold enable: when set, BUFLOADI will be affected by the transmitter buffer load threshold.

TXTHRESH = Transmission buffer load threshold: number of bytes in TX FIFO below which BUFLOADI can be triggered.

#### **7.2.4 Register Address 0x03: Reception buffer status**

#### <span id="page-25-1"></span>**Table 21: Register Address 0x03**



RXBUFLOAD = Receiver buffer load: number of bytes of data in RX FIFO.

RXIRQEN = Receiver buffer load threshold enable: when set, BUFLOADI will be affected by the receiver buffer load threshold.

RXTHRESH = Receiver buffer load threshold: number of bytes in RX FIFO above which BUFLOADI can be triggered.

#### **7.2.5 Register Address 0x04: Sleep configuration**

#### <span id="page-25-2"></span>**Table 22: Register Address 0x04**



SLPDEPTH = Sleeping depth level: sleep level that will be entered after sleep is triggered. 0b00 or 0b10 idle, 0b01 shallow sleep, 0b11 deep sleep.

SLPRXTO = Sleep on receiver timeout event: if set, sleep will be triggered by a receiver timeout event in RX-TIMEOI.

SLPTXEND = Sleep on packet transmission end event: if set, sleep will be triggered by a packet transmission end event in TXENDI.



SLPRXEND = Sleep on new packet reception end event: if set, sleep will be triggered by a new packet reception end event in NEWPKTI.

SLPMATCH = Sleep on new packet address field match event: if set, sleep will be triggered by a new packet address field match event in ADDRMATI.

SLPBRDCA = Sleep on new broadcast packet reception end event: if set, sleep will be triggered by a new broadcast packet reception end event in BRDCASTI.

SLPNOISY = Sleep on carrier sensing check failure event: if set, sleep will be triggered by a carrier sensing check failure event in CSCFAILI.

#### **7.2.6 Register Address 0x05: Timer configuration**

#### <span id="page-26-0"></span>**Table 23: Register Address 0x05**



AUTOWAKE = Automatically wake-up the device from sleep: if set, wake up from sleep will happen when the wake-up timer triggers.

WAKEONCE = Wake-up automatically only once from sleep timer: if set, automatic wake up from sleep can occur only once until SLPPERIOD is overwritten.

SYNATEND = Synchronize wake-up timer at the end of packets: 1 SYNPKTTX and SYNPKTRX observe beginning of packets, 0 SYNPKTTX and SYNPKTRX observe endings of packets.

SYNPKTTX = Synchronize wake-up timer on packet transmission event: if set, wake up timer is reset at either transmission of sync word  $(SYNATEND = 0)$  or after finishing packet transmission  $(SYNATEND = 1)$ .

SYNPKTRX = Synchronize wake-up timer on packet reception event: if set, wake up timer is reset at either reception of sync word  $(SYNATEND = 0)$  or after finishing packet reception  $(SYNATEND = 1)$ .

SYNMATCH = Synchronize wake-up timer on received packet address field match event: if set, wake up timer is reset if the packet address field matches the receiver's own address. If SYNRXCRC is set, both conditions have to be met to trigger a reset.

SYNBRDCA = Synchronize wake-up timer on received broadcast packet address field match event: if set, wake up timer is reset at the end of reception of a packet with a matching sub-network broadcast address. If SYNRXCRC is set, both conditions have to be met to trigger a reset.

SYNRXCRC = Synchronize wake-up timer on CRC pass event: if set, a wake up timer reset requires a correct CRC field upon reception.

#### **7.2.7 Register Address 0x06 - 0x07: Timer counter**

#### <span id="page-26-1"></span>**Table 24: Register Address 0x06**





#### <span id="page-27-0"></span>**Table 25: Register Address 0x07**



XTALCOUNT = Crystal oscillator clock wake-up timer count: returns current XTAL timer count value, regardless of sleep level.

SLPPERIOD = Wake-sleep (power-cycling) period in number of clock cycles: value at which the wake up timer resets to 0x0000 and potentially trigger an automatic wake up. The actual power-cycling period duration depends on the sleep level selected in register field SLPDEPTH at register address 0x04. It will use either the PLL clock of 20.48 MHz (when sleep depth is set to idle), or the crystal clock of 32.768 kHz (when sleep depth is shallow or deep sleep).

#### **7.2.8 Register Address 0x08 - 0x09: Receiver timeout and power-up delay**



<span id="page-27-2"></span><span id="page-27-1"></span>



RXPERIOD = Receiver timeout period: receiver will wait RXPERIOD\*8+1 symbol clock cycles to detect a packet before raising the timeout flag.

RXPUDELAY = Receiver power-up delay: receiver will wait RXPUDELAY+1 symbol clock cycles to settle before attempting packet reception.

#### **7.2.9 Register Address 0x0A: Transceiver power-up delay**

#### <span id="page-27-3"></span>**Table 28: Register Address 0x0A**



PWRUPDEL = Fine-grained transceiver power-up delay: after wake-up, modem will wait 4\*PWRUPDEL symbol clock cycles in idle sleep mode before powering up the transmitter or receiver.



#### **7.2.10 Register Address 0x0B: Reserved**

#### **7.2.11 Register Address 0x0C: Reserved**

#### **7.2.12 Register Address 0x0D: Calibration**

#### <span id="page-28-0"></span>**Table 29: Register Address 0x0D**



This register holds the calibration values. During the manufacturing process, calibration information is stored as a byte in the non-volatile memory (NVM).

PLL RES = Phase-locked loop voltage-controlled oscillator resistor tuning.

VREF TUNE = Transceiver supply voltage reference tuning.

#### **7.2.13 Register Address 0x0E: Disables and clock control**

#### <span id="page-28-1"></span>**Table 30: Register Address 0x0E**



STDSPI = Standard SPI operation: 1 MISO changes on falling edge of SCK, 0 MISO changes on rising edge of SCK.

FLUSHDIS = Reception buffer auto-flush disable bit:

 $0 =$  this is the default behavior. The RX FIFO is filled, but it will get flushed automatically upon reception of a faulty or rejected packet.

 $1$  = the automatic flush feature is disabled.

It is strongly advised to wait for the end of the frame reception to disable this feature.

1VSW DIS = Storage capacitor switch disable bit: 1 disable, 0 enable power gating of 1V internal supply.

DCDC DIS = DC-DC converter disable bit: 1 disable, 0 enable internal DC-DC converter.

PLL DIS = PLL disable bit: 1 disable, 0 enable internal PLL.

SYMBCSRC = Symbol rate clock source: 1 clock on PLL CLK pin is used for symbol clock, 0 internal PLL is used for symbol clock.

**Warning**: As SYMBCSRC = 0 by default at reset, if an external oscillator is connected to PLL CLK pin and if the same oscillator is also used as the main clock of an other integrated circuit, it will be pulled down to ground at reset, which might prevent this other integrated circuit to reset properly.

XTALCSRC = Crystal oscillator clock source: 1 clock on XTAL CLK is used for crystal clock, 0 internal XTAL is used for crystal clock.

**Warning**: As XTALCSRC = 0 by default at reset, if an external oscillator is connected to XTAL CLK pin and if the same oscillator is also used as the main clock of an other integrated circuit, it will be pulled down to ground at reset, which might prevent this other integrated circuit to reset properly.

OUTPXTAL = Output crystal oscillator clock: if set, internal crystal clock is output on XTAL CLK pin.



#### **7.2.14 Register Address 0x0F: Receiver frequency tuning**

<span id="page-29-0"></span>**Table 31: Register Address 0x0F**

<b>bit</b>								
r/w	LNA_PEAK	RFFILFREQ						
default	0b110	0b01010						

This register configures the receiver for optimal reception for a given center frequency.

LNAPEAK = Low-noise amplifier peak frequency.

RFFILFREQ = Radio-frequency filter frequency. This register field sets the center frequency of the receiver's radio-frequency active pass-band.

#### **7.2.15 Register Address 0x10 - 0x1B: Transmitted pulse pattern**



#### <span id="page-29-8"></span><span id="page-29-7"></span><span id="page-29-6"></span><span id="page-29-5"></span><span id="page-29-4"></span><span id="page-29-3"></span><span id="page-29-2"></span><span id="page-29-1"></span>**Table 32: Register Address 0x10**



#### <span id="page-30-3"></span><span id="page-30-2"></span><span id="page-30-1"></span><span id="page-30-0"></span>**Table 40: Register Address 0x18**



These registers configure the pulses to be generated within a symbol. Refer to the PHY Layer section for an outline of the structure of a symbol. Pulse at position 12 and 1, configured at register 0x10 and 0x1B respectively, must stay disabled at all time for proper operation since these pulse positions act as guard interval against Inter Symbol Interference (ISI). To disable a pulse, the whole pulse configuration register must be set to 0x00.

PULSEnWID = Width of nth pulse : This register field sets the pulse duration of all pulses at the nth pulse position of each symbol transmitted. A wider pulse translates to more output power. This table shows the pulses duration when the signal is over its 50% magnitude.



#### <span id="page-30-4"></span>**Table 44: Pulse Width**

PULSnFREQ = Frequency of pulse n: This register field sets the center frequency of all pulses at the nth pulse position of each symbol transmitted.

#### **7.2.16 Register Address 0x1C: Shared pulse parameters**

#### <span id="page-30-5"></span>**Table 45: Register Address 0x1C**



TX POWER = Transmission power. This register field adjusts the power level of the transmitter by attenuating it.



The default value of 0b00 results in the maximum transmission power and a value of 0b11 attenuates it by around 1.8 dB.

#### **7.2.17 Register Address 0x1D: Baseband tuning**

#### <span id="page-31-0"></span>**Table 46: Register Address 0x1D**



This register adjusts the timing of the transmitted pulse positions.

DL\_TUNE = Delay line tuning value.

LEAD LAG = Delay line leads or lag the symbol rate.

#### **7.2.18 Register Address 0x1E: DCRO calibration**

#### <span id="page-31-1"></span>**Table 47: Register Address 0x1E**



This register is used during frequency calibration to obtain the exact center frequency in MHz corresponding to one of the 32 available frequency codes.

DCRO FREQ = Center frequency. This register field contains the frequency expressed in multiples of 41 MHz corresponding to the 5-bit frequency code held in register field DCRO CODE.

DCRO CODE = Frequency code. This write-only register field provides the 5-bit frequency code for which the on-chip calibration block will measure the corresponding center frequency.

#### **7.2.19 Register Address 0x1F: Power status and commands**

#### <span id="page-31-2"></span>**Table 48: Register Address 0x1F**



NVM EN = NVM enabled: returns 1 if the NVM is powered up, 0 otherwise.

 $RX$  EN = Receiver enabled: returns 1 if the receiver is powered up, 0 otherwise.

TX EN = Transmitter enabled: returns 1 if the transmitter is powered up, 0 otherwise.

AWAKE = Device is completely awake: returns 1 if awake and not in sleep, 0 otherwise.

 $MODEM ON = Modem$  is on: returns 1 if the modem is powered up and in a ready state, 0 otherwise.

DCDC EN = DC-DC converter enabled: returns 1 if the DC-DC converter is enabled, 0 otherwise.

PLL\_EN = PLL enabled: returns 1 if the PLL is powered up, 0 otherwise.



REF EN = Reference buffers enabled: returns 1 if the buffers are enabled, 0 otherwise.

 $SKIPWAKE = Skip next scheduled wake-up: writing a 1 will skip the next wake-up trigger.$ 

RXMODE = Receiver mode device operation: 1 receiver mode, 0 transmitter mode. When this register bit is set to '1', the whole device is configured for frame reception and the modem powers up the receiver expecting a frame whenever it is not asleep or powered down. When this register bit is set to '0', the whole device is configured for frame transmissions and will respond to frame transmission requests set by writing a '1' into the register bit START\_TX as long as it is not asleep.

STARTTX = Start transmission: writing a 1 will schedule packet transmission at the next available moment.

INITIMER = Initialize wake-up timers: writing a 1 will reset the wake up timers.

GOTOSLP = Go to sleep: writing a 1 will schedule going to sleep after the modem is not busy sending or receiving a packet. Writing a 0 will wake up the device if  $AUTOWAKE = 0$ .

FLUSHRX = Flush and reset reception buffer: writing a 1 will empty the RX FIFO and reset its overflow flag.

FLUSHTX = Flush and reset transmission buffer: writing a 1 will empty the TX FIFO and reset its overflow flag.

#### **7.2.20 Register Address 0x20: NVM**

#### <span id="page-32-0"></span>**Table 49: Register Address 0x20**



 $ROM\_BYTE = NVM$  output byte: returns current output byte of NVM.

ROMPWRSW = NVM power switch: 1 enable, 0 disable NVM

ROM ADDR = NVM byte address: sets current address to be read on NVM

#### **7.2.21 Register Address 0x21: Reserved**

#### **7.2.22 Register Address 0x22: Receiver last RSSI**

#### <span id="page-32-1"></span>**Table 50: Register Address 0x22**



RSSI = Received Signal Strength Indicator: returns RSSI indicator for last received packet. Its value is representative of the actual signal strength of the last frame received.

#### **7.2.23 Register Address 0x23: Receiver last RNSI**

#### <span id="page-32-2"></span>**Table 51: Register Address 0x23**



RNSI = Received Noise Strength Indicator: returns last valid RNSI indicator. Its value is representative of the background noise level captured by the receiver only if the receiver's gain is adjusted automatically by the modem.



#### **7.2.24 Register Address 0x24 - 0x25: Receiver last waited time**

#### <span id="page-33-1"></span><span id="page-33-0"></span>**Table 52: Register Address 0x24**





RX\_WAITED = Receiver time waited: returns number of symbol clock periods counted by the modem while waiting in reception mode for information to decode before detecting the last received frame's synchronization word.

#### **7.2.25 Register Address 0x26 - 0x27: Last address received**



FRAMEADDR = Last received frame address field value: returns last address field from a received packet. Only the lower byte (address 0x27) is used when using 8-bit addressing.

#### **7.2.26 Register Address 0x28: Reserved**

#### **7.2.27 Register Address 0x29: Reserved**

- **7.2.28 Register Address 0x2A: Reserved**
- **7.2.29 Register Address 0x2B: Reserved**

#### **7.2.30 Register Address 0x2C: Modem main features**

#### <span id="page-33-4"></span>**Table 56: Register Address 0x2C**



AUTOTX = Automatic transmission: if set, the modem will attempt transmission after waking up from sleep.

AUTORPLY = Automatic frame reply enable: if set, the modem will switch to transmit a packet after successful packet reception, and vise-versa enter reception mode after successful packet transmission.

MODCODE = Digital Modulation Coding :

If MODCOD = 0b00, the modem uses the 'OOK' modulation coding.

If MODCOD = 0b01, the modem uses the 'inverted OOK' modulation coding.

If MODCOD = 0b10, the modem uses the 'PPM' modulation coding.

#### <span id="page-33-3"></span><span id="page-33-2"></span>**Table 54: Register Address 0x26**



If MODCOD = 0b11, the modem uses the '2bPPM' modulation coding.

FECLEVEL = Forward error correction level:

- 0b00 : no FEC
- 0b01 : FEC rate = 1.33
- $-$  0b10 : FEC rate = 1.66
- 0b11 : FEC rate = 2.00

#### **7.2.31 Register Address 0x2D: Reserved**

#### **7.2.32 Register Address 0x2E: Reserved**

#### **7.2.33 Register Address 0x2F: Preamble length**

#### <span id="page-34-0"></span>**Table 57: Register Address 0x2F**



PREAMBLEN = Packet preamble length: sets the length of the preamble to (PREAMBLEN+7)\*2 symbol clock cycles.

#### **7.2.34 Register Address 0x30: Reserved**

#### **7.2.35 Register Address 0x31: Reserved**

#### **7.2.36 Register Address 0x32 - 0x35: Sync word**

#### <span id="page-34-2"></span><span id="page-34-1"></span>**Table 58: Register Address 0x32**



### **Table 59: Register Address 0x33**



#### <span id="page-34-3"></span>**Table 60: Register Address 0x34**



#### <span id="page-34-4"></span>**Table 61: Register Address 0x35**



SYNCWORD = Synchronization word: 32 bit synchronization word.



#### **7.2.37 Register Address 0x36 - 0x37: CRC polynomial**



default 0x00 CRCPOLYNO = CRC generator's polynomial: polynomial used to generate CRC check. This CRC feature is not

designed to function with empty payloads and thus should be disabled if the payload size is zero.

#### **7.2.38 Register Address 0x38 - 0x39: Transmitter address**



#### <span id="page-35-3"></span><span id="page-35-2"></span><span id="page-35-1"></span><span id="page-35-0"></span>**Table 64: Register Address 0x38**

REMOTADDR = Remote node address: address word to put in the packet address field during transmission.

#### **7.2.39 Register Address 0x3A - 0x3B: Receiver address**

default 0x00

#### <span id="page-35-5"></span><span id="page-35-4"></span>**Table 66: Register Address 0x3A**





LOCALADDR = Local node address: address word to compare to for received packets.

#### **7.2.40 Register Address 0x3C: Transmitter packet size**

#### <span id="page-35-6"></span>**Table 68: Register Address 0x3C**



TXPKTSIZE = Transmitted packet's payload size: size in bytes of the payload in the next transmitted packet.



#### **7.2.41 Register Address 0x3D: Receiver packet size**

<span id="page-36-0"></span>**Table 69: Register Address 0x3D**

bit											
r/w	RYDKTST7F										
default	0x10										

RXPKTSIZE = Received packet's payload size: size in bytes of the payload in the next received packet.

#### **7.2.42 Register Address 0x3E: Packet configuration**

#### <span id="page-36-1"></span>**Table 70: Register Address 0x3E**



ADDRFILT = Address field-based hardware packet filtering: 0b00 no filtering, 0b01 reject received packet based on address, 0b10 only auto reply on address match, 0b11 reject packet and cancel autoreply on address mismatch.

ADDRLEN = Address field length: 1 16-bit address field, 0 8-bit address field.

ADDRHDRE = Packet destination address field header enable: 1 enable, 0 disable address field in transmitted packet.

SIZEHDRE = Packet size field header enable: 1 enable, 0 disable size field in transmitted packet.

SIZESRC = Transmission packet payload size source: 0 TXPKTSIZE (used for fixed size payloads) , 1 number of bytes in FIFO just before transmission (used for variable size payloads).

SAVEADDR = Save packet address field in reception buffer: 1 packet address will be saved as first bytes in the RX FIFO during packet reception.

SAVESIZE = Save packet payload size field in reception buffer: 1 packet size will be saved as first byte in the RX FIFO during packet reception.

#### **7.2.43 Register Address 0x3F: FIFO**

#### <span id="page-36-2"></span>**Table 71: Register Address 0x3F**



RXBUFFER = Receiver's data buffer: reading will extract bytes from the RX FIFO.

TXBUFFER = Transmitter's data buffer: writing will put bytes into the TX FIFO.



# <span id="page-37-0"></span>**8 Package Information**



<span id="page-37-1"></span>





<span id="page-38-0"></span>Non solder mask defined pads (NSMD) recommended Dimensions are in mm







# <span id="page-39-0"></span>**9 Revisions**

<span id="page-39-1"></span>**Table 72: Revisions**





# <span id="page-40-0"></span>**List of Figures**





# **List of Tables**









### **IMPORTANT NOTICE PLEASE READ CAREFULLY**

Spark Microsystems International Inc. and its subsidiaries (SPARK) reserve the right to make changes, corrections, enhancements, modifications, and improvements to SPARK products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on SPARK products before placing orders. SPARK products are sold pursuant to SPARKs terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of SPARK products and assumes no liability for application assistance or the design of the Purchasers products.

No license, expressed or implied, to any intellectual property right is granted by SPARK herein.

Resale of SPARK products with provisions different from the information set forth herein shall void any warranty granted by SPARK for such product.

Information in this document supersedes and replaces information previously supplied in any prior version of this document.

**c 2022 SPARK Microsystems All rights reserved**