
- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Independent Register for A and B Buses
- CY54FCT646T
 - 48-mA Output Sink Current
 - 12-mA Output Source Current
- CY74FCT646T
 - 64-mA Output Sink Current
 - 32-mA Output Source Current
- 3-State Outputs


description

The 'FCT646T devices consist of a bus transceiver circuit with 3-state, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers as the appropriate

CY54FCT646T...D PACKAGE CY74FCT646T...Q OR SO PACKAGE (TOP VIEW)



CY54FCT646T ... L PACKAGE (TOP VIEW)



NC - No internal connection

clock pin goes to a high logic level. Output-enable (\overline{G}) and direction (DIR) inputs control the transceiver function. In the transceiver mode, data present at the high-impedance port can be stored in either the A or B register, or in both. Select controls (SAB, SBA) can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when \overline{G} is low. In the isolation mode (\overline{G}) is high), A data can be stored in the B register and/or B data can be stored in the A register.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



CY54FCT646T, CY74FCT646T 8-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCCS031A - JULY 1994 - REVISED OCTOBER 2001

PIN DESCRIPTION

NAME	DESCRIPTION
Α	Data register A inputs, data register B outputs
В	Data register B inputs, data register A outputs
CPAB, CPBA	Clock-pulse inputs
SAB, SBA	Output data-source-select inputs
DIR, G	Output-enable inputs

ORDERING INFORMATION

TA	PACI	KAGE†	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QSOP - Q	Tape and reel	5.4	CY74FCT646CTQCT	FCT646C
	SOIC - SO	Tube	5.4	CY74FCT646CTSOC	FCT646C
	3010 - 30	Tape and reel 5.4 CY74FCT646CTSOC		CY74FCT646CTSOCT	FC1046C
	QSOP - Q	Tape and reel	6.3	CY74FCT646ATQCT	FCT646A
–40°C to 85°C	SOIC - SO	Tube	6.3	CY74FCT646ATSOC	FCT646A
	3010 - 30	Tape and reel	6.3 CY74FCT646ATSOCT		FC1046A
	QSOP - Q	Tape and reel	9	CY74FCT646TQCT	FCT646
	SOIC - SO	Tube	9	CY74FCT646TSOC	FCT646
	3010 - 30	Tape and reel	9	CY74FCT646TSOCT	FC1046
	LCC – L	Tube	6	CY54FCT646CTLMB	
–55°C to 125°C	CDIP – D	Tube	7.7	CY54FCT646ATDMB	
-55 C to 125 C	LCC – L	Tube	7.7	CY54FCT646ATLMB	
	LCC - L	Tube	11	CY54FCT646TLMB	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

		INP	UTS			DATA	\ I/O‡	OPERATION
G	DIR	CPAB	СРВА	SAB	SBA	A ₁ -A ₈ B ₁ -B ₈		OR FUNCTION
Н	Х	H or L	H or L	Х	Х	Input	Input	Isolation
Н	Χ	1	1	Χ	X	Input	Input	Store A and B data
L	L	Χ	Х	Χ	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	H or L	Χ	Н	Χ	Input	Output	Stored A data to B bus

H = High logic level, L = Low logic level, ↑ = Low-to-high transition, X = Don't care



[‡] The data output functions can be enabled or disabled by various signals at the \overline{G} or DIR inputs. Data input functions always are enabled, i.e., data at the bus pins is stored on every low-to-high transition of the clock inputs.





Figure 1. Bus-Management Functions



logic diagram (positive logic)



Pin numbers shown are for the Q and SO packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range to ground potential	\dots –0.5 V to 7 V
DC input voltage range	\dots –0.5 V to 7 V
DC output voltage range	\dots –0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ _{JA} (see Note 1): Q package	61°C/W
SO package	46°C/W
Ambient temperature range with power applied, T _A	–65°C to 135°C
Storage temperature range, T _{stq}	-65° C to 150° C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 2)

		CY	4FCT64	6T	CY7	74FCT64	6T	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			8.0			0.8	V
loh	High-level output current			-12			-32	mA
l _{OL}	Low-level output current			48			64	mA
T _A	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

CY54FCT646T, CY74FCT646T 8-BIT REGISTÉRED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCCS031A - JULY 1994 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

242445752		OT CONDITION		CY	54FCT64	ŀ6T	CY	74FCT64	6T	
PARAMETER		ST CONDITIONS	5	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
Vive	V _{CC} = 4.5 V,	$I_{IN} = -18 \text{ mA}$			-0.7	-1.2				V
VIK	V _{CC} = 4.75 V,	$I_{IN} = -18 \text{ mA}$						-0.7	-1.2	V
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -12 \text{ mA}$		2.4	3.3					
Voн	V _{CC} = 4.75 V	$I_{OH} = -32 \text{ mA}$					2			V
	VCC = 4.75 V	$I_{OH} = -15 \text{ mA}$					2.4	3.3		
Vai	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 48 mA			0.3	0.55				V
VOL	V _{CC} = 4.75 V,	I _{OL} = 64 mA						0.3	0.55	V
V_{hys}	All inputs				0.2			0.2		V
1.	$V_{CC} = 5.5 \text{ V},$	VIN = VCC				5				μА
lį	$V_{CC} = 5.25 \text{ V},$	VIN = VCC							5	μΑ
l., .	$V_{CC} = 5.5 \text{ V},$	$V_{1N} = 2.7 \text{ V}$				±1				μА
ЧН	$V_{CC} = 5.25 \text{ V},$								±1	μΛ
IIL	$V_{CC} = 5.5 \text{ V},$	$V_{IN} = 0.5 V$				±1				μА
'IL	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = 0.5 V$							±1	μΛ
lozu	$V_{CC} = 5.5 \text{ V},$	V _{OUT} = 2.7 V				10				μА
lozh	$V_{CC} = 5.25 \text{ V},$	V _{OUT} = 2.7 V							10	μΛ
I _{OZL}	$V_{CC} = 5.5 \text{ V},$	V _{OUT} = 0.5 V				-10				μΑ
IOZL	$V_{CC} = 5.25 \text{ V},$	V _{OUT} = 0.5 V							-10	μΑ
los‡	$V_{CC} = 5.5 \text{ V},$	V _{OUT} = 0 V		-60	-120	-225				mA
105+	$V_{CC} = 5.25 \text{ V},$	V _{OUT} = 0 V					-60	-120	-225	ША
l _{off}	$V_{CC} = 0 V$	V _{OUT} = 4.5 V				±1			±1	μΑ
loo	$V_{CC} = 5.5 \text{ V},$				0.1	0.2				mA
Icc	$V_{CC} = 5.25 \text{ V},$	$V_{IN} \le 0.2 V$	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.1	0.2	ША
A1	$V_{CC} = 5.5 \text{ V}, V_{IN} = 3.4$	V , $f_1 = 0$, Outp	uts open		0.5	2				A
ΔICC	V _{CC} = 5.25 V, V _{IN} = 3	.4 V§, f ₁ = 0, Out	puts open					0.5	2	mA
loop¶	$V_{CC} = 5.5 \text{ V}$, One inputouts open, $\overline{G} = DIR$ $V_{IN} \le 0.2 \text{ V}$ or $V_{IN} \ge V_{IN}$	$R = GND, SAB = \overline{S}$			0.06	0.12				mA/
ICCD¶	$V_{CC} = 5.25 \text{ V}, \text{ One inp}$ Outputs open, $\overline{G} = \text{DIR}$ $V_{IN} \le 0.2 \text{ V or } V_{IN} \ge V_{IN}$	R = GND, SAB = S						0.06	0.12	MHz

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

[§] Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND

[¶] This parameter is derived for use in total power-supply calculations.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

DADAMETED		EST CONDITION	0	CY	54FCT64	16T	CY	74FCT64	6T	LINIT
PARAMETER	11	5	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
		One bit switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4				
	$V_{CC} = 5.5 \text{ V},$ $f_0 = 10 \text{ MHz},$ Outputs open,	at 50% duty cycle	V _{IN} = 3.4 V or GND		1.2	3.4				mA
	G = DIR = GND, SAB = SBA = GND	Eight bits switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		2.8	5.6				IIIA
IC#		at 50% duty cycle	V _{IN} = 3.4 V or GND		5.1	14.6				
10"	V - 55-V	One bit switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.7	1.4	
	$V_{CC} = 5.25 \text{ V},$ $f_0 = 10 \text{ MHz},$ Outputs open,	at 50% duty cycle	V _{IN} = 3.4 V or GND					1.2	3.4	mA
	G = DIR = GND, SAB = SBA = GND	Eight bits switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					2.8	5.6	ША
		at 50% duty cycle	V _{IN} = 3.4 V or GND					5.1	14.6	
C _i					6	10		6	10	pF
Co					8	12		8	12	pF

 $^{^{\#}}$ IC = ICC + Δ ICC × D_H × N_T + ICCD(f₀/2 + f₁ × N₁)

Where:

IC = Total supply current

ICC = Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input (V_{IN} = 3.4 V)

D_H = Duty cycle for TTL inputs high N_T = Number of TTL inputs at D_H

ICCD = Dynamic current caused by an input transition pair (HLH or LHL)

f₀ = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

 N_1 = Number of inputs changing at f_1

All currents are in milliamperes and all frequencies are in megahertz.

 \parallel Values for these conditions are examples of the ICC formula.



CY54FCT646T, CY74FCT646T 8-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCCS031A - JULY 1994 - REVISED OCTOBER 2001

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

		CY54FC	T646T	CY54FC1	7646AT	CY54FCT	646CT	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t_W	Pulse duration	6		5		5		ns
t _{su}	Setup time, data before CPAB↑ or CPBA↑	4.5		2		2		ns
t _h	Hold time, data after CPAB↑ or CPBA↑	2		1.5		1.5		ns

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

		CY74FC	T646T	CY74FC	Г646AT	CY74FCT	646CT	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration	6		5		5		ns
t _{su}	Setup time, data before CPAB↑ or CPBA↑	4		2		2		ns
t _h	Hold time, data after CPAB↑ or CPBA↑	2		1.5		1.5		ns

switching characteristics over operating free-air temperature range (see Figure 2)


PARAMETER	FROM	то	CY54FC	T646T	CY54FC	Г646AT	CY54FC1	646CT	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNII
^t PLH	A or B	B or A	2	11	2	7.7	1.5	6	ns
t _{PHL}	AUB	BUIA	2	11	2	7.7	1.5	6	115
^t PZH	DIR	A or B	2	15	2	10.5	1.5	8.9	ns
t _{PZL}	DIK	AUID	2	15	2	10.5	1.5	8.9	115
^t PHZ	G and DIR	A or B	2	11	2	7.7	1.5	7.7	ns
t _{PLZ}	G and DIK	AUIB	2	11	2	7.7	1.5	7.7	115
^t PLH	CPAB or CPBA	A or B	2	10	2	7	1.5	6.3	ns
^t PHL	CFAB OI CFBA	AUID	2	10	2	7	1.5	6.3	115
^t PLH	SBA or SAB	A or B	2	12	2	8.4	1.5	7	200
^t PHL	SBA UI SAB	AUID	2	12	2	8.4	1.5	7	ns

switching characteristics over operating free-air temperature range (see Figure 2)

PARAMETER	FROM	то	CY74FC	T646T	CY74FC	Г646АТ	CY74FC1	Г646CT	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNII
t _{PLH}	A or B	B or A	1.5	9	1.5	6.3	1.5	5.4	ns
t _{PHL}	AOIB	BULK	1.5	9	1.5	6.3	1.5	5.4	115
^t PZH	DIR	A or B	1.5	14	1.5	9.8	1.5	7.8	ns
tpzL	DIK	AOIB	1.5	14	1.5	9.8	1.5	7.8	115
t _{PHZ}	G and DIR	A or B	1.5	9	1.5	6.3	1.5	6.3	ns
t _{PLZ}	G and DIK	AOIB	1.5	9	1.5	6.3	1.5	6.3	115
t _{PLH}	CPAB or CPBA	A or B	1.5	9	1.5	6.3	1.5	5.7	ns
t _{PHL}	CFAB OI CFBA	AOIB	1.5	9	1.5	6.3	1.5	5.7	115
^t PLH	SBA or SAB	A or B	1.5	11	1.5	7.7	1.5	6.2	ns
^t PHL	3BA 01 3AB	AOIB	1.5	11	1.5	7.7	1.5	6.2	115



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

www.ti.com

7-Sep-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9222301M3A	ACTIVE	LCCC	FK	28	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9222301M3A	Samples
5962-9222303M3A	ACTIVE	LCCC	FK	28	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9222303M3A CY54FCT 646ATLMB	Samples
5962-9222303MLA	ACTIVE	CDIP	JT	24	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9222303ML A CY54FCT646ATDM B	Samples
5962-9222305M3A	ACTIVE	LCCC	FK	28	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9222305M3A CY54FCT 646CTLMB	Samples
CY54FCT646ATDMB	ACTIVE	CDIP	JT	24	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9222303ML A CY54FCT646ATDM B	Samples
CY54FCT646ATLMB	ACTIVE	LCCC	FK	28	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9222303M3A CY54FCT 646ATLMB	Samples
CY54FCT646CTLMB	ACTIVE	LCCC	FK	28	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9222305M3A CY54FCT 646CTLMB	Samples
CY74FCT646ATQCT	ACTIVE	SSOP	DBQ	24	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT646A	Samples
CY74FCT646ATSOC	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT646A	Samples
CY74FCT646ATSOCT	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT646A	Samples
CY74FCT646CTSOC	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT646C	Samples
CY74FCT646TSOC	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT646	Samples

PACKAGE OPTION ADDENDUM

www.ti.com 7-Sep-2023

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CY74FCT646TSOCT	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT646	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT646ATQCT	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT646ATSOCT	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
CY74FCT646TSOCT	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CY74FCT646ATQCT	SSOP	DBQ	24	2500	356.0	356.0	35.0	
CY74FCT646ATSOCT	SOIC	DW	24	2000	350.0	350.0	43.0	
CY74FCT646TSOCT	SOIC	DW	24	2000	350.0	350.0	43.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CY74FCT646ATSOC	DW	SOIC	24	25	506.98	12.7	4826	6.6
CY74FCT646CTSOC	DW	SOIC	24	25	506.98	12.7	4826	6.6
CY74FCT646TSOC	DW	SOIC	24	25	506.98	12.7	4826	6.6

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated