







CSD16321Q5 SLPS220D - AUGUST 2009 - REVISED MAY 2017

# CSD16321Q5 25-V N-Channel NexFET™ Power MOSFET

#### 1 Features


- Optimized for 5-V Gate Drive
- Ultra-Low Q<sub>g</sub> and Q<sub>gd</sub>
- Low-Thermal Resistance
- Avalanche Rated
- Lead-Free Terminal Plating
- **RoHS Compliant**
- SON 5-mm × 6-mm Plastic Package

# 2 Applications


- Point-of-Load Synchronous Buck Converter for Applications in Networking, Telecom, and Computing Systems
- Optimized for Synchronous FET Applications

## 3 Description

This 25-V, 1.9-mΩ, 5-mm × 6-mm SON NexFET™ power MOSFET has been designed to minimize losses in power conversion and optimized for 5-V gate drive applications.



**Top View** 



#### **Product Summary**

T <sub>A</sub> = 25°	С	TYPICAL VA	UNIT			
V <sub>DS</sub>	Drain-to-Source Voltage 25					
Qg	Gate Charge Total (4.5 V)	narge Total (4.5 V) 14				
Q <sub>gd</sub>	Gate Charge Gate-to-Drain	2.5	nC			
		V <sub>GS</sub> = 3 V	2.8			
R <sub>DS(on)</sub>	Drain-to-Source On Resistance	V <sub>GS</sub> = 4.5 V 2.1		mΩ		
		V <sub>GS</sub> = 8 V	1.9			
V <sub>GS(th)</sub>	Threshold Voltage	1.1	٧			

#### Device Information<sup>(1)</sup>


DEVICE	MEDIA	QTY	PACKAGE	SHIP
CSD16321Q5	13-Inch Reel	2500	SON	Таре
CSD16321Q5T	7-Inch Reel	250	5.00-mm × 6.00-mm Plastic Package	and Reel

For all available packages, see the orderable addendum at the end of the data sheet.

#### **Absolute Maximum Ratings**

	7 toodiato maximam rtatii	<u> </u>		
T <sub>A</sub> = 2	5°C	VALUE	UNIT	
V <sub>DS</sub>	Drain-to-Source Voltage	25	٧	
V <sub>GS</sub>	Gate-to-Source Voltage	+10 / –8	V	
	Continuous Drain Current (Package Limited)	100		
I <sub>D</sub>	Continuous Drain Current (Silicon Limited), T <sub>C</sub> = 25°C	177	Α	
	Continuous Drain Current <sup>(1)</sup>	29		
I <sub>DM</sub>	Pulsed Drain Current <sup>(2)</sup>	400	Α	
Б	Power Dissipation <sup>(1)</sup>	3.1	W	
P <sub>D</sub>	Power Dissipation, T <sub>C</sub> = 25°C	113	VV	
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction, Storage Temperature	-55 to 150	°C	
E <sub>AS</sub>	Avalanche Energy, Single Pulse I <sub>D</sub> = 66 A, L = 0.1 mH, R <sub>G</sub> = 25 $\Omega$	218	mJ	

- Typical  $R_{\theta JA} = 40$ °C/W on 1-in<sup>2</sup>, 2-oz Cu pad on 0.06-in thick FR4 PCB.
- Max  $R_{\theta JC}$  = 1.1°C/W, pulse duration ≤ 100 µs, duty cycle ≤ (2)



**Gate Charge** 



## **Table of Contents**

1	6 Device and Documentation Support	7
1	6.1 Receiving Notification of Documentation Updates	7
1	6.2 Support Resources	. 7
<mark>2</mark>	6.3 Trademarks	7
<u>3</u>	6.4 Electrostatic Discharge Caution	7
<mark>3</mark>		
3		
4	, <b>G G</b> ,	
		_
	1233	6.1 Receiving Notification of Documentation Updates  6.2 Support Resources

Changed the R <sub>DS(ON)</sub> values at 3 V, 4.5 V, 8 V & the <i>Description</i> to match <i>Characteristics</i> table.	the values on the <i>Electrical</i>
Orlar deteriotics table.	
Changes from Revision B (May 2010) to Revision C (December 2016)	Page
Changed Description text	1
<ul> <li>Added silicon limited continuous drain current to Absolute Maximum Ratin</li> </ul>	ngs table1
<ul> <li>Added max power dissipation at T<sub>C</sub> = 25°C to Absolute Maximum Ratings</li> </ul>	
Changed Note 2 in Absolute Maximum Ratings table	1
<ul> <li>Changed R <sub>θJA</sub> max from 48°C/W : to 50°C/W</li> </ul>	3
Changed the SOA in Figure 5-10 to reflect measured data	
<ul> <li>Changed MECHANICAL DATA section to Mechanical, Packaging, and Or</li> </ul>	derable Information section8
Changes from Revision A (January 2010) to Revision B (May 2010)	Page
• Changed $R_{DS(on)}$ - $V_{GS}$ = 3 V, $I_D$ = 25 A MAX value From: 3.5 To: 3.8	3
Changes from Revision * (August 2009) to Revision A (January 2010)	Page
Changes from Revision A (January 2010) to Revision B (May 2010)  Changed R <sub>DS(on)</sub> - V <sub>GS</sub> = 3 V, I <sub>D</sub> = 25 A MAX value From: 3.5 To: 3.8  Changes from Revision * (August 2009) to Revision A (January 2010)  Changed the labels on the Top View pinout image  Changed Note 1 of the Absolute Maximum Ratings From: R <sub>θJA</sub> = 39°C/W	Pa

Changed Figure 5-11 X-axis values......4

# **5 Specifications**

## **5.1 Electrical Characteristics**

 $T_A = 25^{\circ}C$  (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS				-	
BV <sub>DSS</sub>	Drain-to-source voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	25			V
I <sub>DSS</sub>	Drain-to-source leakage current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 20 V			1	μA
I <sub>GSS</sub>	Gate-to-source leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = +10 / -8 V			100	nA
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	0.9	1.1	1.4	V
		V <sub>GS</sub> = 3 V, I <sub>D</sub> = 25 A		2.8	3.8	
R <sub>DS(on)</sub>	Drain-to-source on resistance	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 25 A		2.1	2.6	$m\Omega$
		V <sub>GS</sub> = 8 V, I <sub>D</sub> = 25 A		1.9	2.4	
g <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 12.5 V, I <sub>D</sub> = 25 A		150		S
DYNAM	IC CHARACTERISTICS					
C <sub>iss</sub>	Input capacitance			2360	3100	pF
C <sub>oss</sub>	Output capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 12.5 V, f = 1 MHz		1700	2200	pF
C <sub>rss</sub>	Reverse transfer capacitance			115	150	pF
R <sub>G</sub>	Series gate resistance			1.5	3	Ω
Qg	Gate charge total (4.5 V)			14	19	nC
Q <sub>gd</sub>	Gate charge gate-to-drain	V <sub>DS</sub> = 12.5 V, I <sub>D</sub> = 25 A		2.5		nC
Q <sub>gs</sub>	Gate charge gate-to-source	V <sub>DS</sub> - 12.5 V, I <sub>D</sub> - 25 A		4		nC
Q <sub>g(th)</sub>	Gate charge at V <sub>th</sub>			2.1		nC
Q <sub>oss</sub>	Output charge	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V		36		nC
t <sub>d(on)</sub>	Turnon delay time			9		ns
t <sub>r</sub>	Rise time	V <sub>DS</sub> = 12.5 V, V <sub>GS</sub> = 4.5 V,		15		ns
t <sub>d(off)</sub>	Turnoff delay time	$I_D = 25 \text{ A}, R_G = 2 \Omega$		27		ns
t <sub>f</sub>	Fall time			17		ns
DIODE (	CHARACTERISTICS					
$V_{SD}$	Diode forward voltage	I <sub>SD</sub> = 25 A, V <sub>GS</sub> = 0 V		8.0	1	V
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 13 V, I <sub>F</sub> = 25 A, di/dt = 300 A/μs		33		nC
t <sub>rr</sub>	Reverse recovery time	V <sub>DD</sub> = 13 V, I <sub>F</sub> = 25 A, di/dt = 300 A/μs		32		ns

#### **5.2 Thermal Information**


T<sub>A</sub> = 25°C (unless otherwise stated)

	PARAMETER	MIN	TYP	MAX	UNIT
R <sub>θJC</sub>	Junction-to-case thermal resistance <sup>(1)</sup>			1.1	°C/W
R <sub>0JA</sub>	Junction-to-ambient thermal resistance <sup>(1)</sup> (2)			50	°C/W


<sup>(1)</sup>  $R_{\theta JC}$  is determined with the device mounted on a 1-in<sup>2</sup>, 2-oz Cu pad on a 1.5-in × 1.5-in, 0.06-in thick FR4 board.  $R_{\theta JC}$  is specified by design while  $R_{\theta JA}$  is determined by the user's board design.

<sup>(2)</sup> Device mounted on FR4 Material with 1 in<sup>2</sup> of 2-oz Cu.






Max  $R_{\theta JA}$  = 50°C/W when mounted on 1 in<sup>2</sup> of 2-oz Cu.



Max  $R_{\theta JA}$  = 125°C/W when mounted on minimum pad area of 2-oz Cu.


# **5.3 Typical MOSFET Characteristics**

T<sub>A</sub> = 25°C (unless otherwise stated)



## **5.3 Typical MOSFET Characteristics**


T<sub>A</sub> = 25°C (unless otherwise stated)





## **5.3 Typical MOSFET Characteristics (continued)**

T<sub>A</sub> = 25°C (unless otherwise stated)



# **6 Device and Documentation Support**

## 6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## **6.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 6.3 Trademarks

NexFET<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

### 6.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 6.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 15-Jan-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD16321Q5	ACTIVE	VSON-CLIP	DQH	8	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD16321	Samples
CSD16321Q5T	ACTIVE	VSON-CLIP	DQH	8	250	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD16321	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 15-Jan-2022

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Sep-2023

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD16321Q5T	VSON- CLIP	DQH	8	250	178.0	12.4	6.3	5.3	1.2	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 14-Sep-2023




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	CSD16321Q5T	VSON-CLIP	DQH	8	250	180.0	180.0	79.0	

6 x 5, 1.27 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated