

# ON Semiconductor

## Is Now

# onsemi™

To learn more about onsemi™, please visit our website at  
[www.onsemi.com](http://www.onsemi.com)

---

**onsemi** and **onsemi** and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi** product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

# CS8391

## 5.0 V/250 mA, 5.0 V/100 mA Micropower Low Dropout Regulator with ENABLE

The CS8391 is a precision, dual 5.0 V Micropower linear voltage regulator. The switched primary output ( $V_{OUT1}$ ) supplies up to 250 mA while the secondary ( $V_{OUT2}$ ) is capable of supplying 100 mA. Both outputs have a maximum dropout voltage of 600 mV and low reverse current. Quiescent current drain is typically 150  $\mu$ A when supplying 100  $\mu$ A from each output.

The ENABLE input provides logic level control of the primary output. With the primary output disabled, quiescent current drain is typically 100  $\mu$ A when supplying 100  $\mu$ A from the secondary output.

The CS8391 is extremely robust with protection provided for reverse battery, short circuit, and overtemperature on both outputs.

The CS8391 is available in a D<sup>2</sup>PAK-5.


### Features

- 5.0 V/250 mA Primary Output
- 5.0 V/100 mA Secondary Output
- 3.0% Tolerance, Both Outputs
- ON/OFF Control for Primary Output
- Low Quiescent Current Drain (100  $\mu$ A  $V_{OUT2}$ )
- Low Reverse Current
- Protection Features
  - Reverse Battery (–15 V)
  - Short Circuit
  - Overtemperature




ON Semiconductor®

<http://onsemi.com>



D<sup>2</sup>PAK-5  
DP SUFFIX  
CASE 936AC

### PIN CONNECTIONS AND MARKING DIAGRAM



Tab = GND  
Pin 1.  $V_{IN}$   
2.  $V_{OUT1}$   
3. GND  
4.  $V_{OUT2}$   
5. ENABLE

A = Assembly Location  
WL, L = Wafer Lot  
YY, Y = Year  
WW, W = Work Week

### ORDERING INFORMATION\*

Device	Package	Shipping <sup>†</sup>
CS8391YDP5	D <sup>2</sup> PAK-5	50 Units/Rail
CS8391YDPR5	D <sup>2</sup> PAK-5	750 Tape & Reel

\*Consult your local sales representative for SO-8, SO-16, DIP-8, DIP-16, TO-220 FIVE LEAD, and D<sup>2</sup>PAK 7-PIN packaging options.

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# CS8391




Figure 1. Block Diagram

## ABSOLUTE MAXIMUM RATINGS\*

Rating	Value	Unit
Input Voltage	-15 to 45	V
Power Dissipation	Internally Limited	-
Operating Temperature Range	-40 to +125	°C
Maximum Junction Temperature	-40 to +150	°C
Storage Temperature Range	-55 to +150	°C
Electrostatic Discharge (Human Body Model)	4.0	kV
Lead Temperature Soldering	Wave Solder (through hole styles only)(Note 1)	260 peak
	Reflow (SMD styles only) (Note 2)	230 peak

1. 10 second maximum

2. 60 second maximum above 183°C

\*The maximum package power dissipation must be observed.

# CS8391

**ELECTRICAL CHARACTERISTICS:** ( $6.0\text{ V} \leq V_{IN} \leq 26\text{ V}$ ,  $I_{OUT1} = I_{OUT2} = 100\ \mu\text{A}$ ,  $-40^\circ\text{C} \leq T_C \leq 125^\circ\text{C}$ ,  $-40^\circ\text{C} \leq T_J \leq 150^\circ\text{C}$ ; unless otherwise specified.)

Characteristic	Test Conditions	Min	Typ	Max	Unit
<b>Primary Output Stage (<math>V_{OUT1}</math>)</b>					
Output Voltage, $V_{OUT1}$	$100\ \mu\text{A} \leq I_{OUT1} \leq 250\ \text{mA}$	4.85	5.00	5.15	V
Dropout Voltage	$I_{OUT1} = 250\ \text{mA}$	–	400	600	mV
	$I_{OUT1} = 100\ \mu\text{A}$	–	100	150	mV
Line Regulation	$6.0\text{ V} \leq V_{IN} \leq 26\text{ V}$	–	5.0	50	mV
Load Regulation	$1.0\ \text{mA} \leq I_{OUT1} \leq 250\ \text{mA}$ , $V_{IN} = 14\text{ V}$	–	5.0	50	mV
Quiescent Current	ENABLE = HIGH, $V_{IN} = 16\text{ V}$ , $I_{OUT1} = 250\ \text{mA}$	–	22	50	mA
Ripple Rejection	$f = 120\ \text{Hz}$ , $I_{OUT1} = 125\ \text{mA}$ , $7.0\text{ V} \leq V_{IN} \leq 17\text{ V}$	60	70	–	dB
Current Limit	–	260	400	–	mA
Short Circuit Current Limit	$V_{OUT1} = 0\text{ V}$ , $V_{IN} = 16\text{ V}$	25	–	–	mA
Reverse Current	$V_{OUT1} = 5.0\text{ V}$ , $V_{IN} = 0\text{ V}$	–	100	1500	$\mu\text{A}$

<b>Secondary Output (<math>V_{OUT2}</math>)</b>					
Output Voltage, ( $V_{OUT2}$ )	$100\ \mu\text{A} \leq I_{OUT1} \leq 100\ \text{mA}$	4.85	5.00	5.15	V
Dropout Voltage	$I_{OUT2} = 100\ \text{mA}$	–	400	600	mV
	$I_{OUT2} = 100\ \mu\text{A}$	–	100	150	mV
Line Regulation	$6.0\text{ V} \leq V_{IN} \leq 26\text{ V}$	–	5.0	50	mV
Load Regulation	$100\ \mu\text{A} \leq I_{OUT2} \leq 100\ \text{mA}$ , $V_{IN} = 14\text{ V}$	–	5.0	50	mV
Quiescent Current	ENABLE = LOW, $V_{IN} = 12.8\text{ V}$	–	100	150	$\mu\text{A}$
	ENABLE = HIGH, $V_{IN} = 16\text{ V}$ , $I_{OUT2} = 100\ \text{mA}$	–	8.0	25	mA
Ripple Rejection	$f = 120\ \text{Hz}$ ; $I_{OUT2} = 50\ \text{mA}$ , $7.0\text{ V} \leq V_{IN} \leq 17\text{ V}$	60	70	–	dB
Current Limit	–	105	200	–	mA
Short Circuit Current Limit	$V_{OUT2} = 0\text{ V}$ , $V_{IN} = 16\text{ V}$ , $I_{OUT1} = 0\ \text{A}$	25	–	–	mA
Reverse Current	$V_{OUT2} = 5.0\text{ V}$ , $V_{IN} = 0\text{ V}$	–	100	250	$\mu\text{A}$

<b>ENABLE Function (ENABLE)</b>					
Input Threshold	ENABLE = LOW, $7.0\text{ V} \leq V_{IN} \leq 26\text{ V}$	–	1.2	0.8	V
	ENABLE = HIGH, $7.0\text{ V} \leq V_{IN} \leq 26\text{ V}$	2.0	1.2	–	V
Input Bias Current	$0\text{ V} \leq V_{ENABLE} \leq 5.0\text{ V}$	–2.0	0	2.0	$\mu\text{A}$

<b>Protection Circuits</b>					
Overtemperature Threshold	Note 3	150	180	–	$^\circ\text{C}$

3. Guaranteed by design.

## PACKAGE PIN DESCRIPTION

PACKAGE LEAD #	LEAD SYMBOL	FUNCTION
<b>D<sup>2</sup>PAK–5</b>		
1	$V_{IN}$	Supply voltage to IC, usually direct from battery.
2	$V_{OUT1}$	5.0 V regulated output which is activated by ENABLE input.
3	GND	Ground connection.
4	$V_{OUT2}$	Standby output 5.0 V, 100 mA capability; always on.
5	ENABLE	CMOS compatible input lead; switches $V_{OUT1}$ . When ENABLE is high, $V_{OUT1}$ is active.

## DEFINITION OF TERMS

**Current Limit** – Peak current that can be delivered to the output.

**Dropout Voltage** – The input–output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100 mV from the nominal value obtained at 14 V input, dropout voltage is dependent upon load current and junction temperature.

**Input Output Differential** – The voltage difference between the unregulated input voltage and the regulated output voltage for which the regulator will operate.

**Input Voltage** – The DC voltage applied to the input terminals with respect to ground.

**Line Regulation** – The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.

**Load Regulation** – The change in output voltage for a change in load current at constant chip temperature.

**Long Term Stability** – Output voltage stability under accelerated life–test conditions after 1000 hours with maximum rated voltage and junction temperature.

**Quiescent Current** – The part of the positive input current that does not contribute to the positive load current, i.e., the regulator ground lead current.

**Ripple Rejection** – The ratio of the peak–to–peak input ripple voltage to the peak–to–peak output ripple voltage.

**Short Circuit Current Limit** – Peak current that can be delivered by the output when forced to 0 V.

**Temperature Stability of  $V_{OUT}$**  – The percentage change in output voltage for a thermal variation from room temperature to either temperature extreme.




Figure 2. Typical Circuit Waveform

## APPLICATION NOTES

**General**

The CS8391 is a Micropower dual 5.0 V regulator. All bias required to operate the internal circuitry is derived from the standby output,  $V_{OUT2}$ . If this output experiences an over current situation and collapses, then  $V_{OUT1}$  will also collapse (see Figure 2).

If there is critical circuitry that must remain active under most conditions it should be connected to  $V_{OUT2}$ . Any circuitry that is likely to be subjected to a short circuit, e.g., circuitry outside the module, should be connected to  $V_{OUT1}$ .

**External Capacitors**

Output capacitors are required for stability with the CS8391. Without them, the regulator outputs will oscillate. Actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) is also a factor in the IC stability.

Worst–case is determined at the minimum ambient temperature and maximum load expected.

Output capacitors can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltages during brief conditions of negative input transients that might be characteristic of a particular system.

Capacitors must also be rated at all ambient temperatures expected in the system. To maintain regulator stability down to  $-40^{\circ}\text{C}$ , capacitors rated at that temperature must be used.

More information on capacitor selection for SMART REGULATOR®s is available in the SMART REGULATOR application note, “Compensation for Linear Regulators,” document number SR003AN/D, available through the Literature Distribution Center or via our website at <http://www.onsemi.com>.

**ENABLE**

The ENABLE function controls V<sub>OUT1</sub>. When ENABLE is high, V<sub>OUT1</sub> is on. When ENABLE is low, V<sub>OUT1</sub> is off.

**Calculating Power Dissipation in a Dual Output Linear Regulator**

The maximum power dissipation for a dual output regulator (Figure 3) is

$$P_{D(max)} = [V_{IN(max)} - V_{OUT1(min)}]I_{OUT1(max)} + [V_{IN(max)} - V_{OUT2(min)}]I_{OUT2(max)} + V_{IN(max)}I_Q \quad (1)$$

where:


- V<sub>IN(max)</sub> is the maximum input voltage,
- V<sub>OUT1(min)</sub> is the minimum output voltage from V<sub>OUT1</sub>,
- V<sub>OUT2(min)</sub> is the minimum output voltage from V<sub>OUT2</sub>,
- I<sub>OUT1(max)</sub> is the maximum output current, for the application,
- I<sub>OUT2(max)</sub> is the maximum output current, for the application, and
- I<sub>Q</sub> is the quiescent current the regulator consumes at both I<sub>OUT1(max)</sub> and I<sub>OUT2(max)</sub>.

Once the value of P<sub>D(max)</sub> is known, the maximum permissible value of R<sub>θJA</sub> can be calculated:

$$R_{\theta JA} = \frac{150^{\circ}\text{C} - T_A}{P_D} \quad (2)$$

The value of R<sub>θJA</sub> can be compared with those in the package section of the data sheet. Those packages with R<sub>θJA</sub>'s less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heat sink will be required.



**Figure 3. Dual Output Regulator With Key Performance Parameters Labeled.**

**Heat Sinks**

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.


Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of R<sub>θJA</sub>:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA} \quad (3)$$

where:

- R<sub>θJC</sub> = the junction-to-case thermal resistance,
- R<sub>θCS</sub> = the case-to-heat sink thermal resistance, and
- R<sub>θSA</sub> = the heat sink-to-ambient thermal resistance.

R<sub>θJC</sub> appears in the package section of the data sheet. Like R<sub>θJA</sub>, it too is a function of package type. R<sub>θCS</sub> and R<sub>θSA</sub> are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.



\* C<sub>1</sub> required if regulator is located far from power supply filter.

\*\* C<sub>2</sub> and C<sub>3</sub> required for stability. Capacitor must operate at minimum temperature expected during system operations.

**Figure 4. Test & Application Circuit**

## PACKAGE DIMENSIONS

D<sup>2</sup>PAK-5  
 DP SUFFIX  
 CASE 936AC-01  
 ISSUE O


## For D<sup>2</sup>PAK Outline and Dimensions – Contact Factory

## PACKAGE THERMAL DATA

Parameter		D <sup>2</sup> PAK-5	Unit
R <sub>θJC</sub>	Typical	2.4	°C/W
R <sub>θJA</sub>	Typical	10–50*	°C/W

\* Depending on thermal properties of substrate.  $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

SMART REGULATOR is a registered trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
 P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

N. American Technical Support: 800-282-9855 Toll Free  
 USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center

2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051

Phone: 81-3-5773-3850

ON Semiconductor Website: <http://onsemi.com>

Order Literature: <http://www.onsemi.com/litorder>

For additional information, please contact your  
 local Sales Representative.