# XAS NSTRUMENTS Data sheet acquired from Harris Semiconductor SCHS028C – Revised October 2003

# CMOS Presettable **Divide-By-'N' Counter**


High-Voltage Types (20-Volt Rating)

CD4018B types consist of 5 Johnson-Counter stages, buffered Q outputs from each stage, and counter preset control gating. CLOCK, RESET, DATA, PRESET ENABLE, and 5 individual JAM inputs are provided. Divide by 10, 8, 6, 4, or 2 counter configurations can be implemented by feeding the  $\overline{\Omega}5$ ,  $\overline{\Omega}4$ ,  $\overline{\Omega}3$ ,  $\overline{\Omega}2$ ,  $\overline{\Omega}1$  signals, respectively, back to the DATA input. Divide-by-9, 7, 5; or 3 counter configurations can be implemented by the use of a CD4011B to gate the feedback connection to the DATA input. Divide-by functions greater than 10 can be achieved by use of multiple CD4018B units. The counter is advanced one count at the positive clocksignal transition. Schmitt Trigger action on the clock line permits unlimited clock rise and fall times. A high RESET signal clears the counter to an all-zero condition. A high PRESET-ENABLE signal allows information on the JAM inputs to preset the counter. Anti-lock gating is provided to assure the proper counting sequence.

The CD4018B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

#### Features:

- $V_{DD} - V_{SS} = 10 V$
- Fully static operation
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- = 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full packagetemperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =
  - $\begin{array}{l} 1 \ V \ at \ V_{DD} = 5 \ V \\ 2 \ V \ at \ V_{DD} = 10 \ V \\ 2.5 \ V \ at \ V_{DD} = 15 \ V \end{array}$
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices'




FUNCTIONAL DIAGRAM

#### Applications:

- Fixed and programmable divide-by-10, 9, 8. 7, 6, 5, 4, 3, 2 counters
- Fixed and programmable counters greater
- than 10 Programmable decade counters
- Divide-by-"N" counters/frequency synthesizers
- Frequency division
- Counter control/timers

#### **Top View** VDD 16

**TERMINAL DIAGRAM** 



MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V <sub>SS</sub> Terminal)	V
INPUT VOLTAGE RANGE, ALL INPUTS	v
DC INPUT CURRENT, ANY ONE INPUT	Ą
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -55°C to +100°C	v
For T <sub>A</sub> = +100°C to +125°C Derate Linearity at 12mW/°C to 200mV	٧
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	v
OPERATING-TEMPERATURE RANGE (TA)	С
STORAGE TEMPERATURE RANGE (Tsta)65°C to +150°	С
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ inch (1.59 $\pm 0.79$ mm) from case for 10s max +2650	2

# CD4018B Types

. · ·

**RECOMMENDED OPERATING CONDITIONS at**  $T_A = 25^{\circ}$ **C**, **Unless Otherwise Specified** For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC		VDD	Min.	Max.	UNITS
Supply Voltage Range (at T <sub>A</sub> = F Temperature Range)		3	18	v	
Clock Input Frequency,	fCL	5 10 15		3 7 8.5	MHz
Clock Pulse Width,	tw	5 10 15	160 70 50	-	ns
Clock Rise & Fall Time,	t <sub>r</sub> CL,t <sub>f</sub> CL	5 10 15	Unlir	μs	
Data Input Set-Up Time,	ts	5 10 15	40 12 16	_ _ _	ns
Data Input Hold Time,	tH	5 10 15	140 80 60	_ _ _	ns
Preset or Reset Pulse Width,	tw	5 10 15	160 70 50	-	ns
Preset or Reset Removal Time		5 10 15	160 60 40		ns




Fig. 1 — Logic diagram.





Fig. 2 - Detail of a typical stage.

#### STATIC ELECTRICAL CHARACTERISTICS


CHARAC- TERISTIC	CON	DITIO	NS	LIMITS AT INDICATED TEMPERATURES (°C)						°C)	U N I T
	vo	VIN	V <sub>DD</sub>						+25		S
	(V)	(Ÿ)	(v)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent		0,5	5	5	5	150	150		0.04	5	
Device		0,10	10	10	10	300	300		0.04	10	μA
Current, I <sub>DD</sub> Max.	_	0,15	15	20	20	600	600	-	0.04	20	ľ
-DD max.	-	0,20	20	100	100	3000	3000	-	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	—	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High (Source) Current, IOH Min.	4.6	0,5	5	0.64	-0.61	-0.42	-0.36	-0.51	-1	_	m/
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	1
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	1
OH MIN	13.5	0,15	15	-4.2	4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:	-	0,5	5		0	.05		0	0.05		
Low-Level,	-	0,10	10		0	.05	-	0	0.05		
VOL Max.	-	0,15	15		0.	.05	_	0	0.05	۱v	
Output		0,5	5		4.	4.95	5	-			
Voltage: High-Level,	-	0,10	10		9	.95		9.95	10	_	
V <sub>OH</sub> Min.		0,15	15		14.	95		14.95	15	-	
Input Low	0.5,4.5	-	5			1.5	····	-		1.5	
Voltage	1,9	-	10			3		-	_	3	
V <sub>IL</sub> Max.	1.5,13.5	-	15			4			-	4	۱v
Input High	0.5,4.5	1	5		3	3.5		3.5	-	_	
Voltage,	1,9	-	10	_		7	_	-	]		
V <sub>IH</sub> Min.	1.5,13.5	_	15			11		11	-	-	
Input Current I <sub>IN</sub> Max.	_	0,18	18	±0.1	±0.1	. ±1	±1	-	±10-5	±0.1	μ۵





3


COMMERCIAL CMOS HIGH VOLTAGE ICs

ENT TEMPERATURE (TA)- 25 °C












Fig. / - Typical transition time as a function of load capacitance.


### DYNAMIC ELECTRICAL CHARATERISTICS at $T_A = 25^{\circ}C$ , Input $t_r, t_f = 20$ ns,

#### CL = 50 pF, RL = 200 k $\Omega$

CL = 50 pF, HL = 200 K22								
CHARACTERISTIC	TEST CONI		UNITS					
•		V <sub>DD</sub> (V)	Min.	Тур.	Max.	1		
CLOCKED OPERATION								
Deservative Dalas Timos		. 5	_	200	400			
Propagation Delay Time;		10		90	180	ns		
<sup>t</sup> PLH <sup>, t</sup> PHL		15	_	65	130	]		
Transition Time;		5	_	100	200	]		
tTHL, <sup>t</sup> TLH		10		50	100	i ns		
18L/128		15		40	80			
Maximum Clock Input		5	3	6	_			
Frequency, f <sub>CL</sub>		10	7	14	-	MHz		
		15	8.5	17	-	]		
Minimum Clock Dulas Midth		5	-	80	160			
Minimum Clock Pulse Width,		10	-	35	70	ns		
tw		15	-	25	50	1		
Clock Rise & Fall Time:		5		•	1			
		10	1	Unlimited				
t <sub>r</sub> CL,t <sub>f</sub> CL	· -	15	1					
Minimum Data Input Set-Up		5	-	20	40	1		
_		10	-	6	12	ns		
Time. t <sub>S</sub>		15	-	3	6	]		
Minimum Data Innut Hold		5	-	70	140			
Minimum Data Input Hold Time, tu		10	-	40	80	ាន		
Time, t <sub>H</sub>		15		30	60			
Average Input Capacitance, Ct	Any Input		-	5	7.5	pF		
PRESET* OR RESET OPERA	TION							
Propagation Delay Time;		5	-	275	550			
Preset or Reset to $\overline{\mathbf{Q}}$		10	-	125	250	] ns		
<sup>t</sup> PLH <sup>, t</sup> PHL		15	-	90	180	ļ		
Minimum Preset or Reset		5	_	80	160			
Pulse Width,		10	_	35	70	ns		
tw		15	-	25	50	]		
Minimum Preset or Reset		5	-	80	160	1		
Removal Time		10	-	30	60	ns		

15

\_\_\_\_







Fig. 11 — Quiescent device current test circuit.



\* At PRESET ENABLE or JAM Inputs.





Fig. 12 - Input voltage test circuit.




20

40

Fig. 13 - Input current test circuit.





3



#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD4018BE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4018BE	Samples
CD4018BF	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4018BF	Samples
CD4018BF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4018BF3A	Samples
CD4018BM	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4018BM	
CD4018BM96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4018BM	Samples
CD4018BMT	LIFEBUY	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4018BM	
CD4018BNSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4018B	Samples
CD4018BPW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM018B	Samples
JM38510/05652BEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 05652BEA	Samples
M38510/05652BEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 05652BEA	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

### PACKAGE OPTION ADDENDUM

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD4018B, CD4018B-MIL :

- Catalog : CD4018B
- Military : CD4018B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CD4018BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
	CD4018BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com

### PACKAGE MATERIALS INFORMATION

1-Jul-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4018BM96	SOIC	D	16	2500	340.5	336.1	32.0
CD4018BNSR	SO	NS	16	2000	356.0	356.0	35.0

#### TEXAS INSTRUMENTS

www.ti.com

1-Jul-2023

#### TUBE



### - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD4018BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4018BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4018BM	D	SOIC	16	40	507	8	3940	4.32
CD4018BPW	PW	TSSOP	16	90	530	10.2	3600	3.5

# **NS0016A**



### **PACKAGE OUTLINE**

SOP - 2.00 mm max height

SOP



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



# NS0016A

# **EXAMPLE BOARD LAYOUT**

### SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# NS0016A

# **EXAMPLE STENCIL DESIGN**

### SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

### D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **PW0016A**



### **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



### PW0016A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### PW0016A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

### N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated