# TPIC0107B
PWM CONTROL INTELLIGENT H-BRIDGE

- Dedicated PWM Input Port
- Optimized for Reversible Operation of Motors
- Two Input Control Lines for Reduced Microcontroller Overhead
- Internal Current Shutdown of 5 A
- 40 V Load Dump Rating
- Integrated Fault Protection and Diagnostics
- CMOS Compatible Schmitt Trigger Inputs for High Noise Immunity

DWP PACKAGE
(TOP VIEW)

GNDS	1	20	GNDS
V_{CC}	2	19	V_{CC}
DIR	3	18	STATUS2
V_{CC}	4	17	V_{CC}
OUT1	5	16	OUT2
OUT1	6	15	OUT2
GND	7	14	GND
PWM	8	13	STATUS1
GND	9	12	GND
GNDS	10	11	GNDS

description

The TPIC0107B is a PWM control intelligent H-bridge designed specifically for dc motor applications. The device provides forward, reverse, and brake modes of operation. A logic supply voltage of 5 V is internally derived from V_{CC}.

The TPIC0107B has an extremely low $r_{DS(on)}$, 280 mΩ typical, to minimize system power dissipation. The direction control (DIR) and PWM control (PWM) inputs greatly simplify the microcontroller overhead requirement. The PWM input can be driven from a dedicated PWM port while the DIR input is driven as a simple low speed toggle.

The TPIC0107B provides protection against over-voltage, over-current, over-temperature, and cross conduction faults. Fault diagnostics can be obtained by monitoring the STATUS1 and STATUS2 terminals and the two input control lines. STATUS1 is an open-drain output suitable for wired-or connection. STATUS2 is a push-pull output that provides a latched status output. Under-voltage protection ensures that the outputs, OUT1 and OUT2, will be disabled when V_{CC} is less than the under-voltage detection voltage $V_{(UVCC)}$.

The TPIC0107B is designed using TI's LinBiCMOS™ process. LinBiCMOS allows the integration of low power CMOS structures, precision bipolar cells, and low impedance DMOS transistors.

The TPIC0107B is offered in a 20-pin thermally enhanced small-outline package (DWP) and is characterized for operation over the operating case temperature of –40°C to 125°C.

FUNCTION TABLE

DIR	PWM	OUT1	OUT2	MODE
0	0	HS	HS	Brake, both HSDs turned on hard
0	1	HS	LS	Motor turns counter clockwise
1	0	HS	HS	Brake, both HSDs turned on hard
1	1	LS	HS	Motor turns clockwise

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS is a trademark of Texas Instruments Incorporated.

![TEXAS INSTRUMENTS]

block diagram

Terminal Functions

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
DIR	3	I	Direction control input
GND	7, 9, 12, 14	I	Power ground
GNDS	1, 10, 11, 20	I	Substrate ground
OUT1	5, 6	O	Half-H output. DMOS output
OUT2	15, 16	O	Half-H output. DMOS output
PWM	8	I	PWM control input
STATUS1	13	O	Status output
STATUS2	18	O	Latched status output
V_{CC}	2, 4, 17, 19	I	Supply voltage

NOTE: It is mandatory that all four ground terminals plus at least one substrate terminal are connected to the system ground. Use all V_{CC} and OUT terminals.

TEXAS INSTRUMENTS

schematics of inputs and outputs

absolute maximum ratings over operating case temperature range (unless otherwise noted)[†]

Power supply voltage range, V_{CC} .... −0.3 V to 33 V
Logic input voltage range, V_{IN} .... −0.3 V to 7 V
Load dump (for 400 ms, T_C = 25°C) .... 40 V
Status output voltage range, $V_{O(status)}$ .... −0.3 V to 7 V
Continuous power dissipation, T_C = 25°C .... 1.29 W
Storage temperature range, T_{stg} .... −55°C to 150°C
Maximum junction temperature, T_J .... 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

$T_A \leq 25°C$ POWER RATING	DERATING FACTOR ABOVE T_A = 25°C	T_A = 70°C POWER RATING	T_A = 125°C POWER RATING
1.29 W	0.0104 W/°C	0.82 W	0.25 W

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V_{CC}	6	18	V
Operating case temperature, T_C	−40	125	°C
Switching frequency, f_{PWM}		2	kHz

electrical characteristics over recommended operating case temperature range and V_{CC} = 5 V to 6 V (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
$r_{DS(on)}$	Static drain-source on-resistance (per transistor) $I_{(BR)}$ = 1 A	LSD	T_J = 25°C			550	mΩ
			T_J = 150°C			850	
		HSD	T_J = 25°C			600	mΩ
			T_J = 150°C			870	
$I_{(QCD)}$	Open circuit detection current			10	40	100	mA
$V_{(UVCC(OFF))}$	Under voltage detection on V_{CC}, switch off voltage		See Note 1			5	V
$V_{(UVCC(ON))}$	Under voltage detection on V_{CC}, switch on voltage		See Note 1			5.2	V
$V_{(STL)}$	STATUS low output voltage		I_O = 100 µA, See Note 1			0.8	V
$V_{(ST2H)}$	STATUS2 high output voltage		I_O = 20 µA, See Note 1	3		5.4	V
$I_{(ST(OFF))}$	STATUS output leakage current		$V_{(ST)}$ = 5 V, See Note 1			5	µA
V_{IL}	Low level logic input voltage			−0.3		0.5	V
V_{IH}	High level logic input voltage			3.6		7	V
ΔV_I	Hysteresis of input voltage			0.3			V
I_{IH}	High level logic input current		V_{IH} = 3.5 V	2	10	50	µA

NOTE 1: The device functions according to the function table for V_{CC} between $V_{(UVCC)}$ and 5 V (no parameters specified). STATUS outputs are not defined for V_{CC} less than $V_{(UVCC)}$.

electrical characteristics over recommended operating case temperature and supply voltage ranges (unless otherwise noted) (see Note 2)

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
$r_{DS(on)}$	Static drain-source on-resistance (per transistor) I_{BR} = 1 A	LSD	T_J = 25°C	V_{CC} = 6 V to 9 V			380	mΩ
				V_{CC} = 9 V to 18 V		280	340	
			T_J = 150°C	V_{CC} = 6 V to 9 V			620	
				V_{CC} = 9 V to 18 V		400	560	
		HSD	T_J = 25°C	V_{CC} = 6 V to 9 V			430	mΩ
				V_{CC} = 9 V to 18 V		280	340	
			T_J = 150°C	V_{CC} = 6 V to 9 V			640	
				V_{CC} = 9 V to 18 V		400	560	
$I_{(QCD)}$	Open circuit detection current				10	40	100	mA
T_{SDS}	Static thermal shutdown temperature		See Notes 3 and 4		140			°C
T_{SDD}	Dynamic thermal shutdown temperature		See Notes 3 and 5		160			°C
I_{CS}	Current shutdown limit		V_{CC} = 6 V to 9 V		4.8		7.5	A
			V_{CC} = 9 V to 18 V		5		7.5	
$I_{(CON)}$	Continuous bridge current		T_J = 125°C, Operating lifetime 10,000 hours, (see Figure 1)				3	A
$V_{(OVCC)}$	Over voltage detection on V_{CC}				27		36	V
$V_{(STL)}$	STATUS low output voltage		I_O = 100 µA				0.8	V
$V_{(ST2H)}$	STATUS2 high output voltage		I_O = 20 µA		3.9		5.4	V
$I_{(ST(OFF))}$	STATUS output leakage current		$V_{(ST)}$ = 5 V				5	µA
V_{IL}	Low level logic input voltage				−0.3		0.8	V
V_{IH}	High level logic input voltage				3.6		7	V
ΔV_I	Hysteresis of input voltage				0.3			V
I_{IH}	High level logic input current		V_{IH} = 3.5 V		2	10	50	µA

NOTES: 2. The device functions according to the function table for V_{CC} between 18 V and $V_{(OVCC)}$, but only up to a maximum supply voltage of 33 V (no parameters specified). Exposure beyond 18 V for extended periods may affect device reliability.
3. Exposure beyond absolute-maximum-rated condition of junction temperature may affect device reliability.
4. No temperature gradient between DMOS transistor and temperature sensor.
5. With temperature gradient between DMOS transistor and temperature sensor in a typical application (DMOS transistor as heat source).

switching characteristics over recommended operating case temperature and supply voltage ranges (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{out(on)}$	High-side driver turn-on time	$V_{DS(on)}$<1 V at 1 A, V_{CC} = 13.2 V				100	µs
	Low-side driver turn-on time					100	
SR	Slew rate, low-to-high sinusoidal (δV/δt)	V_{CC} = 13.2 V, I_O = 1 A resistive load		1		6	V/µs
	Slew rate, high-to-low sinusoidal (δV/δt)			1		6	
$t_{d(QCD)}$	Under current spike duration to trigger open circuit detection	V_{CC} = 5 V to 18 V		1		10	ms
$t_{d(CS)}$	Delay time for over current shutdown			5	10	25	µs

thermal resistance

PARAMETER		MIN	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance		97	°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance		5	°C/W

TEXAS INSTRUMENTS

PARAMETER MEASUREMENT INFORMATION

Maximum continuous bridge current versus time based on 50 FITs at 100,000 hours operating life (90% confidence model)


Figure 1. Electromigration Reliability Data

Example:

Average continuous bridge current, I_{CON}	Average junction temperature, T_J	Operating lifetime of device based on electromigration
2 A	125°C	>20,000 h
3 A	125°C	>10,000 h

PARAMETER MEASUREMENT INFORMATION

operating wave forms

Figure 2. Open Circuit

Figure 3. Short Circuit (e.g., OUT2 to V$_{CC}$)

PARAMETER MEASUREMENT INFORMATION

operating wave forms (continued)

Figure 4. Over Temperature

Figure 5. No Fault

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

PRINCIPLES OF OPERATION

protective functions and diagnostics†

over current/short circuit‡

The TPIC0107B detects shorts to V_{CC}, ground, or across the load being driven, by comparing the V_{DS} voltage drop across the DMOS outputs against the threshold voltage. The DMOS outputs of the TPIC0107B will be disabled and the fault flags will be generated 10 µs after an over-current or short-circuit fault is detected. This 10 µs delay is long enough to serve as a de-glitch filter for high current transients, yet short enough to prevent damage to the DMOS outputs. The DMOS outputs remain latched off until either DIR or PWM input is toggled.

In cases where the outputs have a continuous short-to-ground with a current rise time faster than 0.5 A/µs, the over-current shutdown threshold will decrease to 3 A to reduce power dissipation. This reduction to 3 A is achieved since the DMOS outputs will not be fully enhanced when the over-current threshold is reached if the current rise time exceeds 0.5 A/µs. Over-current and/or short-circuit protection is provided up to V_{CC} = 16.5 V and a junction temperature of 90°C.

over temperature

The TPIC0107B disables all DMOS outputs and the fault flags will be set when $T_J \geq 140°C$ (min.). The DMOS outputs remain latched off until either DIR or PWM input is toggled.

under voltage

The TPIC0107B disables all DMOS outputs when $V_{CC} \leq V_{(UVCC)}$. The outputs will be re-enabled when $V_{CC} \geq V_{(UVCC)}$. No fault flags are set when under-voltage lockout occurs.

over voltage

In order to protect the DMOS outputs from damage caused by excessive supply voltage, the TPIC0107B disables all outputs when $V_{CC} \geq V_{(OVCC)}$. Once $V_{CC} \leq V_{(OVCC)}$, either DIR or PWM input must be toggled to re-enable the DMOS outputs.

cross conduction

Monitoring circuitry for each transistor detects whether the particular transistor is active to prevent the HSD or LSD of the corresponding half H-bridge from conducting.

open circuit

During operation, the bridge current is controlled continuously. If the bridge current is >10 mA (min.) for a period >1 ms (min.), the fault flags are set. However, the output transistors will not be disabled.

---

† All limits mentioned are typical values unless otherwise noted.
‡ If a short circuit occurs (i.e., the over-current detection circuitry is activated) at a supply voltage higher than 16.5 V and a junction temperature higher than 90°C, damage to the device may occur.

PRINCIPLES OF OPERATION

DIAGNOSTICS TABLE (see Note 6)

FLAG	DIR	PWM	OUT1	OUT2	STATUS1†	STATUS2
Normal operation	0 0 1 1	0 1 0 1	HS HS HS LS	HS LS HS HS	1 1 1 1	1 1 1 1
Open circuit between OUT1 and OUT2	0 0 1 1	0 1 0 1	HS HS HS LS	HS LS HS HS	1 0 1 0	1 0 1 0
Short circuit from OUT1 to OUT2 (see Notes 7 and 8)	0 1	1 1	X X	X X	0 0	0 0
Short circuit from OUT1 to GND (see Notes 7 and 8)	0 1 0	0 0 1	X X X	X X X	0 0 0	0 0 0
Short circuit from OUT2 to GND (see Notes 7 and 8)	0 1 1	0 0 1	X X X	X X X	0 0 0	0 0 0
Short circuit from OUT1 to V_{CC} (see Notes 7 and 8)	1	1	X	X	0	0
Short circuit from OUT2 to V_{CC} (see Notes 7 and 8)	0	1	X	X	0	0
Over temperature	0 0 1 1	0 1 0 1	Z Z Z Z	Z Z Z Z	0 0 0 0	0 0 0 0

† When wired with a pull-up resistor

SYMBOL	VALUE
0	Logic low
1	Logic high
HS	High-side MOSFET conducting
LS	Low-side MOSFET conducting
Z	No output transistors conducting
X	Voltage level undefined

NOTES: 6. All input combinations not stated result in STATUS output = 1.

7. STATUS1 active for a minimum of 3 µs.

8. STATUS2 active until an input is toggled.

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS

STATIC DRAIN-SOURCE ON-RESISTANCE
vs
JUNCTION TEMPERATURE

Figure 6

STATIC-DRAIN-SOURCE ON-RESISTANCE
vs
SUPPLY VOLTAGE

Figure 7

OUTPUT STAGE TURN-ON TIME
vs
JUNCTION TEMPERATURE

Figure 8

APPLICATION INFORMATION

† Necessary for isolating supply voltage or interruption (e.g., 47 µF).

NOTE: If a STATUS output is not connected to the appropriate microcontroller input, it shall remain unconnected.

PACKAGING INFORMATION

Orderable Device	Status [1]	Package Type	Package Drawing	Pins	Package Qty	Eco Plan [2]	Lead/Ball Finish	MSL Peak Temp [3]
TPIC0107BDWP	OBSOLETE	SO Power PAD	DWP	20		TBD	Call TI	Call TI
TPIC0107BDWPG4	OBSOLETE	SO Power PAD	DWP	20		TBD	Call TI	Call TI
TPIC0107BDWPRG4	OBSOLETE	SO Power PAD	DWP	20		TBD	Call TI	Call TI

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

[3] MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DWP (R−PDSO−G**)   PowerPAD ™ PLASTIC SMALL−OUTLINE PACKAGE
20 PINS SHOWN

0.050 (1,27)

0.020 (0,51)
0.014 (0,35)

⊕ 0.010 (0,25) Ⓜ

20   11

Thermal Pad △D△

0.419 (10,65)
0.400 (10,16)

0.299 (7,59)
0.293 (7,45)

0.010 (0,25) NOM

Gage Plane

0.010 (0,25)

1   10

0°−8°

A

0.050 (1,27)
0.016 (0,40)

0.104 (2,65) MAX

0.006 (0,15)
0.002 (0,05)

Seating Plane

0.004 (0,10)

DIM \ PINS **	16	20	24	28
A MAX	0.410 (10,41)	0.510 (12,95)	0.610 (15,49)	0.710 (18,03)
A MIN	0.400 (10,16)	0.500 (12,70)	0.600 (15,24)	0.700 (17,78)

4147575/C 02/05

NOTES: A.   All linear dimensions are in inches (millimeters).
         B.   This drawing is subject to change without notice.
         C.   Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
         △D△ This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
              Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding
              recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
              See the product data sheet for details regarding the exposed thermal pad dimensions.

PowerPAD is a trademark of Texas Instruments.

IMPORTANT NOTICE