- **Functionally Equivalent to AMD's AM29823 and AM29824**

- **Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity**

- **Outputs Have Undershoot-Protection Circuitry**

- **Power-Up High-Impedance State**

- **Buffered Control Inputs to Reduce dc Loading Effects**

- **Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs**

description

These 9-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers, parity bus interfacing, and working registers.

With the clock-enable ($\overline{\text{CLKEN}}$) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock (CLK) input. Taking $\overline{\text{CLKEN}}$ high disables the clock buffer, latching the outputs. The SN54AS823A and SN74AS823A have noninverting data (D) inputs and the SN74AS824A has inverting ($\overline{\text{D}}$) inputs. Taking the clear ($\overline{\text{CLR}}$) input low causes the nine Q outputs to go low independently of the clock.

A buffered output-enable ($\overline{\text{OE}}$) input can be used to place the nine outputs in either a normal logic state (high or low logic level) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

$\overline{\text{OE}}$ does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AS823A is characterized for operation over the full military temperature range of −55°C to 125°C. The SN74AS823A and SN74AS824A are characterized for operation from 0°C to 70°C.

SN54AS823A . . . JT PACKAGE
SN74AS823A . . . DW OR NT PACKAGE
(TOP VIEW)

$\overline{\text{OE}}$	1	24	V$_{CC}$
1D	2	23	1Q
2D	3	22	2Q
3D	4	21	3Q
4D	5	20	4Q
5D	6	19	5Q
6D	7	18	6Q
7D	8	17	7Q
8D	9	16	8Q
9D	10	15	9Q
$\overline{\text{CLR}}$	11	14	$\overline{\text{CLKEN}}$
GND	12	13	CLK

SN54AS823A . . . FK PACKAGE
(TOP VIEW)

Top pins (4,3,2,1,28,27,26): 2D, 1D, $\overline{\text{OE}}$, NC, V$_{CC}$, 1Q, 2Q

3D	5	25	3Q
4D	6	24	4Q
5D	7	23	5Q
NC	8	22	NC
6D	9	21	6Q
7D	10	20	7Q
8D	11	19	8Q

Bottom pins (12,13,14,15,16,17,18): 9D, $\overline{\text{CLR}}$, GND, NC, CLK, $\overline{\text{CLKEN}}$, 9Q

SN74AS824A . . . DW OR NT PACKAGE
(TOP VIEW)

$\overline{\text{OE}}$	1	24	V$_{CC}$
1$\overline{\text{D}}$	2	23	1Q
2$\overline{\text{D}}$	3	22	2Q
3$\overline{\text{D}}$	4	21	3Q
4$\overline{\text{D}}$	5	20	4Q
5$\overline{\text{D}}$	6	19	5Q
6$\overline{\text{D}}$	7	18	6Q
7$\overline{\text{D}}$	8	17	7Q
8$\overline{\text{D}}$	9	16	8Q
9$\overline{\text{D}}$	10	15	9Q
$\overline{\text{CLR}}$	11	14	$\overline{\text{CLKEN}}$
GND	12	13	CLK

NC – No internal connection

Copyright © 1995, Texas Instruments Incorporated

TEXAS INSTRUMENTS

Function Tables

SN54AS823A, SN74AS823A
(each flip-flop)

INPUTS					OUTPUT
$\overline{OE}$	$\overline{CLR}$	$\overline{CLKEN}$	CLK	D	Q
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	H	X	X	Q_0
H	X	X	X	X	Z

SN74AS824A
(each flip-flop)

INPUTS					OUTPUT
$\overline{OE}$	$\overline{CLR}$	$\overline{CLKEN}$	CLK	$\overline{D}$	Q
L	L	X	X	X	L
L	H	L	↑	H	L
L	H	L	↑	L	H
L	H	H	X	X	Q_0
H	X	X	X	X	Z

logic symbols†

SN54AS823A, SN74AS823A

SN74AS824A


† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DW, JT, and NT packages.

logic diagrams (positive logic)

SN54AS823A, SN74AS823A

To Eight Other Channels

SN74AS824A

To Eight Other Channels

Pin numbers shown are for the DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} .... 7 V
Input voltage, V_I .... 7 V
Voltage applied to a disabled 3-state output .... 5.5 V
Operating free-air temperature range, T_A: SN54AS823A .... −55°C to 125°C
SN74AS823A, SN74AS824A .... 0°C to 70°C
Storage temperature range .... −65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN54AS823A			SN74AS823A SN74AS824A			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage		2			2			V
V_{IL}	Low-level input voltage				0.8			0.8	V
I_{OH}	High-level output current				−24			−24	mA
I_{OL}	Low-level output current				32			48	mA
t_w*	Pulse duration	$\overline{CLR}$ low	7.5			6.5			ns
		CLK high or low	9.5			8			
t_{su}*	Setup time before CLK↑	$\overline{CLR}$ high	8			8			ns
		Data	7			6			
		$\overline{CLKEN}$ high or low	8.5			7.5			
t_h*	Hold time after CLK↑	$\overline{CLKEN}$ low	0			0			ns
T_A	Operating free-air temperature		−55		125	0		70	°C

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54AS823A			SN74AS823A SN74AS824A			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}		V_{CC} = 4.5 V,	I_I = − 18 mA			−1.2			−1.2	V
V_{OH}		V_{CC} = 4.5 V to 5.5 V,	I_{OH} = − 2 mA	V_{CC}−2			V_{CC}−2			V
		V_{CC} = 4.5 V	I_{OH} = − 15 mA	2.4	3.2		2.4	3.2		
			I_{OH} = − 24 mA	2			2			
V_{OL}		V_{CC} = 4.5 V	I_{OL} = 32 mA		0.3	0.5				V
			I_{OL} = 48 mA					0.35	0.5	
I_{OZH}		V_{CC} = 5.5 V,	V_O = 2.7 V			50			50	μA
I_{OZL}		V_{CC} = 5.5 V,	V_I = 0.4 V			−50			−50	μA
I_I		V_{CC} = 5.5 V,	V_I = 7 V			0.1			0.1	mA
I_{IH}		V_{CC} = 5.5 V,	V_I = 2.7 V			20			20	μA
I_{IL}		V_{CC} = 5.5 V,	V_I = 0.4 V			−0.5			−0.5	mA
I_O‡		V_{CC} = 5.5 V,	V_O = 2.25 V	−30		−112	−30		−112	mA
I_{CC}	SN54AS823A, SN74AS823A	V_{CC} = 5.5 V	Outputs high		49	80		49	80	mA
			Outputs low		61	100		61	100	
			Outputs disabled		64	103		64	103	
	SN74AS824A	V_{CC} = 5.5 V	Outputs high		49	80		49	80	
			Outputs low		61	100		61	100	
			Outputs disabled		64	103		64	103	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.
‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T_A = MIN to MAX§				UNIT
			SN54AS823A		SN74AS823A SN74AS824A		
			MIN	MAX	MIN	MAX	
t_{PLH}	CLK	Any Q	3.5	9	3.5	7.5	ns
t_{PHL}			3.5	14	3.5	13	
t_{PHL}	$\overline{CLR}$	Any Q	3.5	16.5	3.5	15.5	ns
t_{PZH}	$\overline{OE}$	Any Q	4	12	4	11	ns
t_{PZL}			4	13	4	12	
t_{PHZ}	$\overline{OE}$	Any Q	1	10	1	8	ns
t_{PLZ}			1	10	1.5	8	

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION
SERIES 54ALS/74ALS AND 54AS/74AS DEVICES

**LOAD CIRCUIT FOR
BI-STATE
TOTEM-POLE OUTPUTS**

**LOAD CIRCUIT
FOR OPEN-COLLECTOR OUTPUTS**

**LOAD CIRCUIT
FOR 3-STATE OUTPUTS**

**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**

**VOLTAGE WAVEFORMS
PULSE DURATIONS**

**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS**

**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES**

NOTES: A. C_L includes probe and jig capacitance.
  B.   Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
      Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  C.   When measuring propagation delay items of 3-state outputs, switch S1 is open.
  D.   All input pulses have the following characteristics: PRR ≤ 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
  E.   The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

PACKAGING INFORMATION

Orderable Device	Status [1]	Package Type	Package Drawing	Pins	Package Qty	Eco Plan [2]	Lead/Ball Finish	MSL Peak Temp [3]
5962-89525013A	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type
5962-8952501KA	ACTIVE	CFP	W	24	1	TBD	A42	N / A for Pkg Type
5962-8952501LA	ACTIVE	CDIP	JT	24	1	TBD	A42 SNPB	N / A for Pkg Type
SN54AS823AJT	ACTIVE	CDIP	JT	24	1	TBD	A42 SNPB	N / A for Pkg Type
SN74AS823ADW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS823ADWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS823ADWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS823ADWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS823ADWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS823ADWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS823ANT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AS823ANTE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AS824ADW	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI
SN74AS824ADWR	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI
SN74AS824ANT	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI
SNJ54AS823AFK	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54AS823AJT	ACTIVE	CDIP	JT	24	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54AS823AW	ACTIVE	CFP	W	24	1	TBD	A42	N / A for Pkg Type

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

[3] MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is

provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Carrier tape design is defined largely by the component lentgh, width, and thickness.

Ao	= Dimension designed to accommodate the component width.
Bo	= Dimension designed to accommodate the component length.
Ko	= Dimension designed to accommodate the component thickness.
W	= Overall width of the carrier tape.
P	= Pitch between successive cavity centers.

Sprocket Holes

Q1 Q2 Q1 Q2
Q3 Q4 Q3 Q4

Pocket Quadrants

TAPE AND REEL INFORMATION

Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AS823ADWR	DW	24	TAI	330	24	10.75	15.7	2.7	12	24	Q1

TAPE AND REEL BOX INFORMATION

Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN74AS823ADWR	DW	24	TAI	346.0	346.0	41.0

JT (R-GDIP-T)**   **CERAMIC DUAL-IN-LINE**

24 LEADS SHOWN

PINS ** DIM	24	28
A MAX	1.280 (32,51)	1.460 (37,08)
A MIN	1.240 (31,50)	1.440 (36,58)
B MAX	0.300 (7,62)	0.291 (7,39)
B MIN	0.245 (6,22)	0.285 (7,24)

0.070 (1,78)
0.030 (0,76)

0.100 (2,54) MAX   0.015 (0,38) MIN   0.320 (8,13)
                                                     0.290 (7,37)

0.200 (5,08) MAX

Seating Plane

0.130 (3,30) MIN

0.023 (0,58)
0.015 (0,38)

0.100 (2,54)

0°–15°

0.014 (0,36)
0.008 (0,20)

4040110/C 08/96

NOTES: A. All linear dimensions are in inches (millimeters).
      B. This drawing is subject to change without notice.
      C. This package can be hermetically sealed with a ceramic lid using glass frit.
      D. Index point is provided on cap for terminal identification.
      E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

W (R-GDFP-F24)   CERAMIC DUAL FLATPACK

Base and Seating Plane

$\dfrac{0.375\ (9,53)}{0.340\ (8,64)}$

$\dfrac{0.006\ (0,15)}{0.004\ (0,10)}$

$\dfrac{0.090\ (2,29)}{0.045\ (1,14)}$

$\dfrac{0.045\ (1,14)}{0.026\ (0,66)}$

$\dfrac{0.395\ (10,03)}{0.360\ (9,14)}$

$\dfrac{0.360\ (9,14)}{0.240\ (6,10)}$

$\dfrac{0.360\ (9,14)}{0.240\ (6,10)}$

1   24

$\dfrac{0.019\ (0,48)}{0.015\ (0,38)}$

$\dfrac{0.640\ (16,26)}{0.490\ (12,45)}$

0.050 (1,27)

$\dfrac{0.030\ (0,76)}{0.015\ (0,38)}$

12   30° TYP   13

$\dfrac{1.115\ (28,32)}{0.840\ (21,34)}$

4040180-5/B 03/95

NOTES: A.   All linear dimensions are in inches (millimeters).
         B.   This drawing is subject to change without notice.
         C.   This package can be hermetically sealed with a ceramic lid using glass frit.
         D.   Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
         E.   Index point is provided on cap for terminal identification only.

TEXAS
INSTRUMENTS
POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

FK (S-CQCC-N**)   LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN

NO. OF TERMINALS **	A		B	
	MIN	MAX	MIN	MAX
20	0.342 (8,69)	0.358 (9,09)	0.307 (7,80)	0.358 (9,09)
28	0.442 (11,23)	0.458 (11,63)	0.406 (10,31)	0.458 (11,63)
44	0.640 (16,26)	0.660 (16,76)	0.495 (12,58)	0.560 (14,22)
52	0.739 (18,78)	0.761 (19,32)	0.495 (12,58)	0.560 (14,22)
68	0.938 (23,83)	0.962 (24,43)	0.850 (21,6)	0.858 (21,8)
84	1.141 (28,99)	1.165 (29,59)	1.047 (26,6)	1.063 (27,0)

4040140 / D 10/96

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004

TEXAS
INSTRUMENTS

MECHANICAL DATA

NT (R-PDIP-T**)   PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN

PINS ** DIM	24	28
A MAX	1.260 (32,04)	1.425 (36,20)
A MIN	1.230 (31,24)	1.385 (35,18)
B MAX	0.310 (7,87)	0.315 (8,00)
B MIN	0.290 (7,37)	0.295 (7,49)

A

24   13

0.280 (7,11)
0.250 (6,35)

1   12

0.070 (1,78) MAX

0.020 (0,51) MIN

0.200 (5,08) MAX

Seating Plane

0.125 (3,18) MIN

B

0.100 (2,54)

0.021 (0,53)
0.015 (0,38) $\oplus$ 0.010 (0,25) Ⓜ

0°−15°

0.010 (0,25) NOM

4040050/B 04/95

NOTES: A. All linear dimensions are in inches (millimeters).
          B. This drawing is subject to change without notice.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

DW (R−PDSO−G24)   PLASTIC SMALL−OUTLINE PACKAGE

$\dfrac{0.614\ (15,60)}{0.598\ (15,20)}$

24

13

$\dfrac{0.419\ (10,63)}{0.393\ (9,97)}$

$\dfrac{0.299\ (7,60)}{0.291\ (7,40)}$

1

12

Pin 1
Index Area

0.050 (1,27)

$\dfrac{0.020\ (0,51)}{0.012\ (0,31)}$

⊕ | 0.010 (0,25) Ⓜ

0.104 (2,65) Max

$\dfrac{0.012\ (0,30)}{0.004\ (0,10)}$

$\dfrac{0.013\ (0,33)}{0.008\ (0,20)}$

⌂ | 0.004 (0,10)

Gauge Plane

Seating Plane

0.010 (0,25)

0°−8°

$\dfrac{0.050\ (1,27)}{0.016\ (0,40)}$

4040000−5/F 06/2004

NOTES: A. All linear dimensions are in inches (millimeters).
        B. This drawing is subject to change without notice.
        C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
        D. Falls within JEDEC MS−013 variation AD.

TEXAS
INSTRUMENTS
www.ti.com

IMPORTANT NOTICE