

CMS46N03V8-HF

**N-Channel
RoHS Device
Halogen Free**

Features



- Advanced high cell density trench technology.
- Super low gate charge.
- Excellent cdv/dt effect decline.
- Green device available.
- 100% EAS guaranteed.

Mechanical data

- Case: PDFN3.3x3.3/SPR-PAK standard package, molded plastic.

Circuit Diagram

- G : Gate
- S : Source
- D : Drain



Maximum Ratings

Parameter	Conditions	Symbol	Value	Unit
Drain-source voltage		V _{DS}	30	V
Gate-source voltage		V _{GS}	±20	V
Continuous drain current (Note 1, 4)	T _C = 25°C	I _D	46	A
Continuous drain current (Note 1)	T _C = 100°C	I _D	29	
Pulsed drain current (Note 1, 2)		I _{DM}	92	A
Continuous drain current	T _A = 25°C	I _D	11	A
	T _A = 70°C	I _D	9	
Total power dissipation (Note 4)	T _C = 25°C	P _D	29	W
	T _A = 25°C	P _D	1.67	
Single pulse avalanche energy, L=0.1mH (Note 3)		E _{AS}	57.8	mJ
Single pulse avalanche current, L=0.1mH (Note 3)		I _{AS}	34	A
Operating junction and storage temperature range		T _J , T _{STG}	-55 to +150	°C
Thermal resistance junction-ambient (Note 1)	Steady state	R _{θJA}	75	°C/W
Thermal resistance junction-case (Note 1)	Steady state	R _{θJC}	4.3	°C/W

Notes: 1. The data tested by surface mounted on a 1 inch² FR-4 board with 2 oz copper.

2. The data tested by pulsed, pulse width ≤ 300μs, duty cycle ≤ 2%.

3. The EAS data shows max. rating. The test condition is VDD=25V, VGS=10V, L=0.1mH, IAS=34A.

4. The power dissipation is limited by 150°C junction temperature. Package limitation current is 40A.

Electrical Characteristics (at $T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Drain-source breakdown voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = 250\mu\text{A}$	30			V
Gate threshold voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = 250\mu\text{A}$	1.0		2.5	
Gate-source leakage current	I_{GSS}	$V_{\text{GS}} = \pm 20\text{V}$			± 100	nA
Drain-source leakage current ($T_J=25^\circ\text{C}$)	I_{DSS}	$V_{\text{DS}} = 24\text{V}, V_{\text{GS}} = 0\text{V}$			1	μA
Drain-source leakage current ($T_J=55^\circ\text{C}$)		$V_{\text{DS}} = 24\text{V}, V_{\text{GS}} = 0\text{V}$			5	
Static drain-source on-resistance (Note 2)	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 10\text{V}, I_{\text{D}} = 15\text{A}$			9	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_{\text{D}} = 10\text{A}$			15	
Total gate charge (Note 2)	Q_g	$I_{\text{D}} = 12\text{A}, V_{\text{DS}} = 20\text{V}, V_{\text{GS}} = 4.5\text{V}$		12.8		nC
Gate-source charge	Q_{gs}			3.3		
Gate-drain ("miller") charge	Q_{gd}			6.5		
Turn-on delay time (Note 2)	$t_{\text{d(on)}}$	$V_{\text{DS}} = 12\text{V}, I_{\text{D}} = 5\text{A}$ $V_{\text{GS}} = 10\text{V}, R_{\text{G}} = 3.3\Omega$		4.5		nS
Rise time	t_r			10.8		
Turn-off delay time	$t_{\text{d(off)}}$			25.5		
Fall time	t_f			9.6		
Input capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 15\text{V}, f = 1\text{MHz}$		1317		pF
Output capacitance	C_{oss}			163		
Reverse transfer capacitance	C_{rss}			131		
Gate resistance	R_g	$f = 1\text{MHz}$		1.7		Ω
Source-drain diode						
Diode forward voltage (Note 2)	V_{SD}	$I_{\text{S}} = 15\text{A}, V_{\text{GS}} = 0\text{V}, T_J=25^\circ\text{C}$			1.2	V
Continuous source current (Note 1, 4)	I_{S}	$V_G = V_D = 0\text{V}$, Force current			40	A
Pulsed source current (Note 2, 4)	I_{SM}				80	A
Guaranteed avalanche characteristics						
Single pulse avalanche energy (Note 3)	EAS	$V_{\text{DD}} = 25\text{V}, L = 0.1\text{mH}, I_{\text{AS}} = 20\text{A}$	20			mJ

Notes: 1. The data tested by surface mounted on a 1 inch² FR-4 board with 2 oz copper.

2. The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.

3. The min. value is 100% EAS tested guarantee.

4. The data is theoretically the same as ID and IDM, in real applications, should be limited by total power dissipation.

Rating and Characteristic Curves (CMS46N03V8-HF)

Fig.1 - Typical Output Characteristics




Fig.2 - On-Resistance vs. G-S Voltage




Fig.3 - Normalized $V_{GS(th)}$ vs. T_J




Fig.4 - Normalized $R_{DS(ON)}$ vs. T_J




Fig.5 - Safe Operating Area





Fig.6 - Forward Characteristics of Reverse



Company reserves the right to improve product design , functions and reliability without notice.

REV:A

Rating and Characteristic Curves (CMS46N03V8-HF)

Fig.7 - Gate Charge Characteristics







Fig.8 - Capacitance Characteristics



Reel Taping Specification



SPR-PAK	SYMBOL	A	B	C	d	D	D1	D2
	(mm)	3.55 ± 0.10	3.55 ± 0.10	$1.10 + 0.10$ - 0.05	$1.50 + 0.10$ - 0.00	330.00 ± 1.00	$178.00 + 0.00$ - 2.00	13.00 min.
	(inch)	0.140 ± 0.004	0.140 ± 0.004	$0.043 + 0.004$ - 0.002	$0.059 + 0.004$ - 0.000	12.992 ± 0.039	$7.008 + 0.000$ - 0.079	0.512 min.


SPR-PAK	SYMBOL	E	F	P	P0	P1	T	W	W1
	(mm)	1.75 ± 0.10	5.50 ± 0.05	8.00 ± 0.10	4.00 ± 0.10	2.00 ± 0.05	0.30 ± 0.05	$12.00 + 0.30$ - 0.10	18.40 ref.
	(inch)	0.069 ± 0.004	0.217 ± 0.002	0.315 ± 0.004	0.157 ± 0.004	0.079 ± 0.002	0.012 ± 0.002	$0.472 + 0.012$ - 0.004	0.724 ref.

Company reserves the right to improve product design , functions and reliability without notice.

REV:A


Marking Code

Part Number	Marking Code
CMS46N03V8-HF	46N03



Suggested PAD Layout

SIZE	SPR-PAK (PDFN3.3x3.3)	
	(mm)	(inch)
A	0.40	0.016
B	0.60	0.024
C	2.35	0.093
D	3.55	0.140
E	2.80	0.110
F	0.65	0.026
G	0.35	0.014
H	0.25	0.010



Note: 1. The pad layout is for reference purposes only.

Standard Packaging

Case Type	REEL PACK	
	REEL (pcs)	Reel Size (inch)
SPR-PAK (PDFN3.3x3.3)	3,000	13