

Click [here](https://www.maximintegrated.com/en/storefront/storefront.html) to ask an associate for production status of specific part numbers.

MAX30004

Ultra-Low Power, Single-Channel Integrated Biopotential (R-to-R Detection) AFE

General Description

The MAX30004 is a complete, biopotential, analog frontend solution for wearable applications. It offers high performance for clinical and fitness applications, with ultra-low power for long battery life. The MAX30004 is a single biopotential channel providing heart rate detection.

The biopotential channel has ESD protection, EMI filtering, internal lead biasing, DC leads-off detection, ultra-low power leads-on detection during standby mode. Soft powerup sequencing ensures no large transients are injected into the electrodes. The biopotential channel also has high input impedance, low noise, high CMRR, programmable gain, various low-pass and high-pass filter options, and a high resolution analog-to-digital converter. The biopotential channel is DC coupled, can handle large electrode voltage offsets, and has a fast recovery mode to quickly recover from overdrive conditions, such as defibrillation and electrosurgery.

The MAX30004 is available in a 30-bump wafer-level package (WLP), operating over the 0°C to +70°C commercial temperature range.

Applications

- Single Lead Wireless Patches for At-Home/ In-Hospital Monitoring
- **Chest Band Heart Rate Monitors for Fitness Applications**

[Ordering Information](#page-38-0) appears at end of data sheet.

Benefits and Features

- Heart Rate Detection with Interrupt Feature Eliminates the Need to Extract and Process the ECG Data on the Microcontroller
	- Robust R-R Detection in High Motion Environment at Extremely Low Power
- Clinical-Grade Biopotential AFE with High-Resolution Data Converter
	- 15.5 Bits Effective Resolution with $5\mu V_{P-P}$ Noise
- Better Dry Starts Due to Much Improved Real World CMRR and High Input Impedance
	- Fully Differential Input Structure with CMRR > 100dB
- Offers Better Common-Mode to Differential Mode Conversion Due to High Input Impedance
	- High Input Impedance > 500MΩ for Extremely Low Common-to-Differential Mode Conversion
- Minimum Signal Attenuation at the Input During Dry Start Due to High Electrode Impedance
- High DC Offset Range of ±650mV (1.8V, typ) Allows to Be Used with Wide Variety of Electrodes
- High AC Dynamic Range of $65mV_{P-P}$ Will Help the AFE Not Saturate in the Presence of Motion/Direct Electrode Hits
- Longer Battery Life Compared to Competing Solutions • 85µW at 1.1V Supply Voltage
- Leads-On Interrupt Feature Keeps the µC in Deep Sleep Mode with RTC Off Until Valid Lead Condition is Detected
	- Lead-On Detect Current: 0.7µA (typ)
- Configurable Interrupts Allows the µC Wake-Up Only on Every Heart Beat Reducing the Overall System Power
- High-Speed SPI Interface
- Shutdown Current of 0.5µA (typ)

Functional Diagram

Absolute Maximum Ratings

Package Thermal Characteristics (Note 1)

WLP

Junction-to-Ambient Thermal Resistance (θ_{JA})44°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **www.maximintegrated.com/thermal-tutorial**.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those in *device reliability.*

Electrical Characteristics

(V_{DVDD} = V_{AVDD} = +1.1V to +2.0V, V_{OVDD} = +1.65V to +3.6V, f_{FCLK} = 32.768kHz, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at $V_{\text{DVDD}} = V_{\text{AVDD}} = +1.8V$, $V_{\text{OVDD}} = +2.5V$, $T_A = +25^{\circ}C$.) (Note 2)

Electrical Characteristics (continued)

(V_{DVDD} = V_{AVDD} = +1.1V to +2.0V, V_{OVDD} = +1.65V to +3.6V, f_{FCLK} = 32.768kHz, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V_{DVDD} = V_{AVDD} = +1.8V, V_{OVDD} = +2.5V, T_A = +25°C.) (Note 2)

Electrical Characteristics (continued)

(V_{DVDD} = V_{AVDD} = +1.1V to +2.0V, V_{OVDD} = +1.65V to +3.6V, f_{FCLK} = 32.768kHz, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V_{DVDD} = V_{AVDD} = +1.8V, V_{OVDD} = +2.5V, T_A = +25°C.) (Note 2)

Electrical Characteristics (continued)

(V_{DVDD} = V_{AVDD} = +1.1V to +2.0V, V_{OVDD} = +1.65V to +3.6V, f_{FCLK} = 32.768kHz, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V_{DVDD} = V_{AVDD} = +1.8V, V_{OVDD} = +2.5V, T_A = +25°C.) (Note 2)

Timing Characteristics

(V_{DVDD} = V_{AVDD} = +1.1V to +2.0V, V_{OVDD} = +1.65V to +3.6V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V_{DVDD} = +1.8V, V_{OVDD} = +2.5V, T_A = +25°C.) (Notes 2, 3)

Timing Characteristics (continued)

(V_{DVDD} = V_{AVDD} = +1.1V to +2.0V, V_{OVDD} = +1.65V to +3.6V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V_{DVDD} = +1.8V, V_{OVDD} = +2.5V, T_A = +25°C.) (Notes 2, 3)

Note 2: Limits are 100% tested at $T_A = +25^\circ$ C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.

- **Note 3:** Guaranteed by design and characterization. Not tested in production.
- **Note 4:** One electrode drive with <10Ω source impedance, the other driven with 51kΩ in parallel with a 47nF per IEC60601-2-47.
- **Note 5:** Inputs connected to 51kΩ in parallel with a 47nF to V_{CM}.
- **Note 6:** Use this setting only for $V_{AVDD} = V_{DVDD} \ge 1.65V$.
- **Note 7:** Use this setting only for V_{AVDD} = V_{DVDD} ≥ 1.55V.
- **Note 8:** Use this setting only for V_{AVDD} = V_{DVDD} ≥ 1.45V.
- **Note 9:** $f_{SCLK} = 4MHz$, burst mode, $EFIT = 8$, $C_{SDO} = C_{INTB} = 50pF$.

Figure 1a. SPI Timing Diagram

Figure 1b. FCLK Timing Diagram

Typical Operating Characteristics

(V_{DVDD} = V_{AVDD} = +1.8V, V_{OVDD} = 2.5V, T_A = +25°C, unless otherwise noted.)

Typical Operating Characteristics

(V_{DVDD} = V_{AVDD} = +1.8V, V_{OVDD} = 2.5V, T_A = +25°C, unless otherwise noted.)

Typical Operating Characteristics

(V_{DVDD} = V_{AVDD} = +1.8V, V_{OVDD} = 2.5V, T_A = +25°C, unless otherwise noted.)

Pin Configuration

Pin Description

Pin Description (continued)

Detailed Description

ESD Protection

Note 10:ESD test performed with 1kΩ series resistor designed to withstand 8kV surge voltage.

Biopotential Channel

[Figure 2](#page-13-0) illustrates the biopotential channel block diagram, excluding the ADC. The channel comprises an input MUX, a fast-recovering instrumentation amplifier, an antialias filter, and a programmable gain amplifier. The MUX includes several features such as ESD protection, EMI filtering, lead biasing, leads off checking, and ultra-low

power leads-on checking. The output of this analog channel drives an 18-bit Sigma-Delta ADC.

Input MUX

The input MUX shown in [Figure 3](#page-13-1) contains integrated ESD and EMI protection, DC leads off detect current sources, lead-on detect, series isolation switches, and lead biasing.

Figure 2. Channel Input Amplifier and PGA Excluding the ADC

EMI Filtering and ESD Protection

EMI filtering of the INP and INN inputs consists of a single pole, low pass, differential, and common mode filter with the pole located at approximately 32MHz. The INP and INN inputs also have input clamps that protect the inputs from ESD events.

- ±8kV using the Contact Discharge method specified in IEC61000-4-2 ESD
- $±15kV$ using the Air Gap Discharge method specified in IEC61000-4-2 ESD
- ±8kV HBM
- For IEC61000-4-2 ESD protection, use 1kΩ series resistors on INP and INN that are rated to withstand 8kV surge voltages.

DC Leads-Off Detection and ULP Leads-On Detection

The input MUX leads-off detect circuitry consists of programmable sink/source DC current sources that allow for DC leads-off detection while the channel is powered up in normal operation and an ultra-low-power (ULP) leads-on detect while the channel is powered down.

The MAX30004 accomplishes DC leads-off detection by applying a DC current to pull the input voltage up to above V_{MID} + V_{TH} or down to below V_{MID} - V_{TH} . The current sources have user selectable values of 0nA, 5nA, 10nA, 20nA, 50nA, and 100nA that allow coverage of dry and wet electrode impedance ranges. Supported thresholds are $V_{\text{MID}} \pm 0.30V$ (recommended), $V_{\text{MID}} \pm 0.40V$, $V_{\text{MID}} \pm$ 0.45V, and $V_{\text{MID}} \pm 0.50V$. A threshold of 400mV, 450mV, and 500mV should only be used when $V_{AVDD} \ge 1.45V$, 1.55V, and 1.65V, respectively. A dynamic comparator protects against false flags generated by the input amplifier and input chopping. The comparator checks for a minimum continuous violation (or threshold exceeded) of 115ms to

140ms depending on the setting of FMSTR[1:0] before asserting any one of the LDOFF * interrupt flags (Figure [4](#page-14-0)). See registers CNFG_GEN (0x10) and CNFG_MUX 0x14) for configuration settings and see [Table 1](#page-15-0) for recommended values given electrode type and supply voltage. The 0nA setting can also be used with the V_{MID} ± 300mV threshold to monitor the input compliance of the INA when DC leads-off detection is not needed.

The ULP lead on detect operates by pulling INN low with a pulldown resistance larger than 5mΩ and pulling INP high with a pullup resistance larger than 15mΩ. A low-power comparator determines if INP is pulled below a predefined threshold that occurs when both electrodes make contact with the body. When the impedance between INP and INN is less than 40MΩ, an interrupt LONINT is asserted, alerting the µC to a leads-on condition.

Lead Bias

The MAX30004 limits the INP and INN DC input common mode range to V_{MID} ±150mV at V_{AVDD} = 1.1V or V_{MID} $±550mV$ (typ) at $V_{AVDD} = 1.8V$. This range can be maintained either through external/internal lead-biasing.

Internal DC lead-biasing consists of 50MΩ, 100MΩ, or 200MΩ selectable resistors to V_{MID} that drive the electrodes within the input common mode requirements of the channel and can drive the connected body to the proper common mode voltage level. See register CNFG_ GEN (0x10) to select a configuration. The common-mode voltage, V_{CM} , can optionally be used as a body bias to drive the body to the common-mode voltage by connecting V_{CM} to a separate electrode on the body through a 200kΩ or higher resistor to limit current into the body, according to IEC 60601-1:2005, 8.7.3. If this is utilized, the internal lead bias resistors to V_{MID} can be disabled.

Figure 4. Lead-Off Detect Behavior

Table 1. Recommended Lead Bias (Rb), Current Source Values, and Thresholds for Electrode Impedances

Isolation Switches

The series switches in the MAX30004 isolate INP and INN pins (subject) from the internal signal path. the series switches are disabled by default. They must be enabled to record R-to-R data.

Gain Settings and Input Range

The device's biopotential channel contains an input instrumentation amplifier that provides low-noise, fixed 20V/V gain amplification of the differential signal, rejects differential DC voltage due to electrode polarization, rejects common-mode interference primarily due to AC mains interference, and provides high input impedance to guarantee high CMRR even in the presence of severe electrode impedance mismatch (see [Figure 2\)](#page-13-0). The differential DC rejection corner frequency is set by an external capacitor (C_{HPF}) placed between pins CAPP and CAPN, refer to [Table 2](#page-16-0) for appropriate value selection. There are three recommended options for the cutoff frequency: 5Hz, 0.5Hz, and 0.05Hz. Setting the cutoff frequency to 5Hz provides the most motion artifact rejection, making it best suited for heart rate monitoring. 0.5Hz and 0.05Hz can be used for applications requiring moderate and no motion artifact rejection respectively. The high-pass corner frequency is calculated by the following equation:

$1/(2\pi \times R_{HPF} \times C_{HPF})$

RHPF is specified in the *[Electrical Characteristics](#page-2-0)* table. Following the instrumentation amplifier is a 2-pole active anti-aliasing filter with a 600Hz -3dB frequency that provides 57dB of attenuation at half the modulator sampling rate (approximately 16kHz) and a PGA with programmable gains of 1, 2, 4, and 8V/V for an overall gain of 20, 40, 80, and 160V/V. The instrumentation amplifier and PGA are chopped to minimize offset and 1/f noise. Gain settings are configured through the CNFG_CH (0x15) register. The useable common-mode range is V_{MID} ±150mV at V_{AVDD} $= 1.1V$ or V_{MID} ± 550 mV (typ) at V_{AVDD} = 1.8V. Internal lead biasing can be used to meet this requirement. The useable DC differential range is ± 300 mV at VAVDD = 1.1V or ± 650 mV (typ) at V_{AVDD} = 1.8V to allow for electrode polarization voltages on each electrode. The input AC differential range is ± 32.5 mV or ± 65 mV_{P-P}.

Table 2. Analog HPF Corner Frequency Selection

Fast Recovery Mode

The input instrumentation amplifier has the ability to rapidly recover from an excessive overdrive event such as a defibrillation pulse, high-voltage external pacing, and electro-surgery interference. There are two modes of recovery that can be used: automatic or manual recovery. The mode is programmed by the FAST[1:0] bits in the MNGR_DYN (0x05) register.

Automatic mode engages once the saturation counter exceeds approximately 125ms (t_{SAT}) . The counter is activated the first time the ADC output exceeds the symmetrical threshold defined by the FAST_TH[5:0] bits

in the MNGR_DYN (0x05) register and accumulates the time that the ADC output exceeds either the positive or negative threshold. If the saturation counter exceeds 125ms, it triggers the fast settling mode (if enabled) and resets. The saturation counter can also be reset prior to triggering the fast settling mode if the ADC output falls below the threshold continuously for 125ms ($t_{\text{BI W}}$). This feature is designed to avoid false triggers due to the QRS complex. Once triggered, fast settling mode will be engaged for 500ms, see [Figure 5](#page-16-1).

In manual mode, a user algorithm running on the host microcontroller or an external stimulus input will generate the trigger to enter fast recovery mode. The host microcontroller then enables the manual fast recovery mode in the MNGR_DYN (0x05) register. The manual fast recovery mode can be of a much shorter duration than the automatic mode and allows for more rapid recovery. One such example is recovery from external high-voltage pacing signals in a few milliseconds to allow the observation of a subsequent p-wave.

Figure 5. Automatic Fast Settling Behavior

R-to-R Detection

The MAX30004 contains built-in hardware to detect R-to-R intervals using an adaptation of the Pan-Tompkins QRS detection algorithm1. The timing resolution of the R-R interval is approximately 8ms and depends on the setting of FMSTR [1:0] in CNFG GEN (0x10) register. See [Table 19](#page-29-0) for the timing resolution of each setting.

When an R event is identified, the RRINT status bit is asserted and the RTOR_REG (0x25) register is updated with the count seen since the last R event. [Figure 6](#page-17-0) illustrates the R-R interval on a QRS complex. Refer to registers CNFG_RTOR1 (0x1D) and CNFG_RTOR2 (0x1E) for configuration details.

The latency of the R-to-R value written to the RTOR Interval Memory Register is the sum of the R-to-R decimation delay and the R-to-R detection delay blocks. The R-to-R decimation factor is fixed at 256 and the decimation delay (t_{R2R} DEC) is always 3,370 FMSTR clocks, as shown in [Table 3](#page-17-1).

The detection circuit consists of several digital filters and signal processing delays. These depend on the WNDW[3:0] bits in the CNFG_RTOR (0x1D) register. The detection delay (t_{R2R} DET) is described by the following equation:

 t_{R2R} DET = 5,376 + 256 x WNDW in FMSTR clocks where WNDW is an integer from 0 to 15 and the total latency $(t_{R2R\ DEL})$ is the sum of the two delays and summarized in the equation below:

 t_{R2R} DEL = t_{R2R} DEC + t_{R2R} DET = 3,370 + 5,376 + 256 x WNDW in FMSTR clocks where WNDW is an integer from 0 to 15.

Reference and Common Mode Buffer

The MAX30004 features internally generated reference voltages. The bandgap output (V_{BG}) pin requires an external 1.0µF capacitor to AGND and the reference output (VREF) pin requires a 10µF external capacitor to AGND for compensation and noise filtering.

A common-mode buffer is provided to buffer 650mV which is used to drive common mode voltages for internal blocks. Use a 10 μ F external capacitor between V_{CM} to AGND to provide compensation and noise filtering.

Figure 6. R-to-R Interval Illustration

Table 3. R-to-R Decimation Delay in ms and FMSTR CLK vs. Register Settings, FCLK = 32.768Hz

1J. Pan and W.J. Tompkins, "A Real-Time QRS Detection Algorithm," IEEE Trans. Biomed. Eng., vol. 32, pp. 230-236

Sample Synchronization Pulse

The MAX30004 offers a sample synchronization pulse that allows the direct observation of the channel sample instant for either synchronization between multiple devices or as a monitoring feature during debug. When enabled (EN_SAMP in either register EN_INT or EN_INT2), the MAX30004 generates an interrupt either every sample instant, or every second, fourth, or 16th sample instant, based on the setting of SAMP_IT[1:0] in register MNGR_ INT. The sample instants are defined by the channel ADC, and are not R-to-R samples. Therefore, the interval between individual sample instants is dependent on the channel data rate as defined by FMSTR[1:0] and RATE[1:0]. The clear behavior of the sample synchronization pulse is affected by the CLR_SAMP bit in register MNGR_INT. When this feature is used, it is recommended to use a dedicated interrupt output for just the sample synchronization pulse.

SPI Interface Description

32-Bit Read/Write Sequences

The MAX30004 interface is SPI/QSPI/Micro-wire/DSP compatible. The operation of the SPI interface is shown in [Figure 1](#page-7-0). Data is strobed into the MAX30004 on SCLK rising edges. The device is programmed and accessed by a 32 cycle SPI instruction framed by a CSB low interval. The content of the SPI operation consists of a one byte command word (comprised of a seven bit address and a Read/Write mode indicator (i.e., $A[6:0] + R/\overline{W}$) followed by a three-byte data word. The MAX30004 is compatible with the CPOL = $0/CPHA = 0$ and CPOL = $1/CPHA = 1$ modes of operation.

Write mode operations will be executed on the 32nd SCLK rising edge using the first four bytes of data available. In write mode, any data supplied after the 32nd SCLK rising edge will be ignored. Subsequent writes require CSB to de-assert high and then assert low for the next write command. In order to abort a command sequence, the rise of CSB must precede the updating (32nd) rising-edge of SCLK, meeting the t_{CSA} requirement.

Read mode operations will access the requested data on the 8th SCLK rising edge, and present the MSB of the requested data on the following SCLK falling edge, allowing the µC to sample the data MSB on the 9th SCLK rising edge. Configuration and status data are all available via normal mode read back sequences. If more than 32 SCLK rising edges are provided in a normal read sequence then the excess edges will be ignored and the device will read back zeros.

If accessing the STATUS register, all interrupt updates will be made in response to the 30th SCLK rising edge, allowing for internal synchronization operations to occur.

Figure 7. SPI Normal Mode Transaction Diagrams

$16/8/0$ LOFF_NL **RBIASN** 0 x x LOFF_PH LOFF_PL LOFF_NH LOFF_NL PLLINT EN_
PLLINT REG NAME RVW __________________________________DATAINDEX(D_{INDEX)}
[6:0] NAME MODE 23/15/7 22/14/6 21/13/5 20/12/4 19/11/3 18/10/2 17/9/1 16/8/0 $x / x / x$ LMINT RRING I LANG EN_ x EN_ RRINT EN_ RRINT EN_SAMP EN_
x RRINT RRINT EN_SAMP PLLINT NTHE BASHIAS REPORT REPORTED R 0x00 NO-OP R/W x / x / x x / x / x x / x / x x / x / x x / x / x x / x / x x / x / x x / x / x \times \times \times \times \times \times \times \times \times x FSTINT DCLO FFINT x x x x x EN_ FSTINT EN_ DCLOFFINT x x x x INTB_TYPE[1:0] x = x = x = 0 = 0 = x x x x x x x x EN_ULP_LON[1:0] FMSTR[1:0] EN_CH x x x x x x x x INTB_TYPE[1:0] SAMP_IT[3:0] CLR_ FAST CLR_RRINT[1:0] x CLR_ SAMP SAMP_IT[3:0] SAMP MAG[2:0] EN_DCLOFF[1:0] IPOL IMAG[2:0] LOFF_NH RBIASP $17/9/1$ $x / x / x$ SAMP \times \times \times \times \times \times \times \times REV ID[3:0] 1 0 1 REV_ID[3:0] \overline{a}^{\prime} 18/10/2 OFF PL CLR
SAMP $x / x / x$ RRINT EN
RRINT \times \times \times \times \times \times \times \times \times **FAST_TH[5:0]** FAST[1:0] FAST_TH[5:0] RBIASV[1:0] Data Required for Execution = 0x000000 Data Required for Execution = 0x000000 0x08 SW_RST W Data Required for Execution = 0x000000 0x09 RESTART W Data Required for Execution = 0x000000 0x0A RTOR_ W \sqrt{N} Required for Execution = 0x000000 $19/11/3$ LOFF_PH DATA INDEX (DINDEX) EN_
LONINT LONINT $x / x / x$ EN CH pol \times \times \times \times \times \times \times \times \times EN_
DCLOFFINT 20/12/4 $x / x / x$ DCLO
FFINT $EN_DCLOFF[1:0]$ CLR_RRINT[1:0] \times \times \times \times \times \times \times \circ \times EN $RBIAS[1:0]$ FMSTR[1:0] Data I $21/13/5$ EN_
FSTINT FSTINT $x / x / x$ \times \times \times \times \times $\boldsymbol{\times}$ \circ \circ \times \times \times $22/14/6$ $x / x / x$ CLR
FAST EN_ULP_LON[1:0] $\boldsymbol{\times}$ \circ \times \times \times \times $\pmb{\times}$ $\pmb{\times}$ \times \times \leftarrow x $\pmb{\times}$ xFAST[1:0] VTH[1:0] 23/15/7 $x / x / x$ $\boldsymbol{\times}$ x \circ $\,\varkappa$ xxxxxxx \circ xxxR/W
MODE RW RW R RW RW EN_INT2 RVV
EN_INT2 0x04 MNGR_ R/W 0x05 MNGR_ DYN R/W \geq 0x10 CNFG_ R/W
GEN \geq $\underline{\alpha}$ \geq $\underline{\alpha}$ 0x01 STATUS R 0x0F INFO R EN_INT
EN_INT2 **RESTART** MNGR_
INT SW _{_RST} **STATUS** $RTOR₋$ RST NAME NO-OP MNGR_
DYN CNFG
GEN **DHN** 0x08 $0x0F$ 0x00 $0x01$ 0x05 $0x09$ 0x0A $0x10$ **REG** 0x04 0x02 0x03

MAX30004 Ultra-Low Power, Single-Channel Integrated Biopotential (R-to-R Detection) AFE

User Command and Register Map

User Command and Register Map

User Command and Register Map (continued) **User Command and Register Map (continued)**

MAX30004 Ultra-Low Power, Single-Channel Integrated Biopotential (R-to-R Detection) AFE

Register Descriptions

NO_OP (0x00 and 0x7F) Registers

No Operation (NO_OP) registers are read-write registers that have no internal effect on the device. If these registers are read back, DOUT remains zero for the entire SPI transaction. Any attempt to write to these registers is ignored without impact to internal operation.

STATUS (0x01) Register

STATUS is a read-only register that provides a comprehensive overview of the current status of the device. The first two bytes indicate the state of all interrupt terms (regardless of whether interrupts are enabled in registers EN_INT (0x02) or EN_INT2 (0x03)). All interrupt terms are active high. The last byte includes detailed status information for conditions associated with the interrupt terms.

Table 4. STATUS (0x01) Register Map

Table 5. Status (0x01) Register Meaning

Table 5. Status (0x01) Register Meaning (continued)

EN_INT (0x02) and EN_INT2 (0x03) Registers

EN_INT and EN_INT2 are read/write registers that govern the operation of the INTB output and INT2B output, respectively. The first two bytes indicate which interrupt input terms are included in the interrupt output OR term (ex. a one in an EN_INT register indicates that the corresponding input term is included in the INTB interrupt output OR term). See the STATUS register for detailed descriptions of the interrupt terms. The power-on reset state of all EN_INT terms is 0 (ignored by INT).

EN_INT and EN_INT2 can also be used to mask persistent interrupt conditions in order to perform other interrupt-driven operations until the persistent conditions are resolved.

INTB TYPE[1:0] allows the user to select between a CMOS or an open-drain NMOS mode INTB output. If using open-drain mode, an option for an internal 125kΩ pullup resistor is also offered.

All INTB and INT2B types are active-low (INTB low indicates the device requires servicing by the μ C); however, the open-drain mode allows the INTB line to be shared with other devices in a wired-or configuration.

In general, it is suggested that INT2B be used to support specialized/dedicated interrupts of use in specific applications, such as the self-clearing versions of SAMP or RRINT.

Table 6. EN_INT (0x02) and EN_INT2 (0x03) Register Maps

Table 7. EN_INT (0x02 and 0x03) Register Meaning

MNGR_INT (0x04)

MNGR_INT is a read/write register that manages the operation of the configurable interrupt bits. Finally, this register contains the configuration bits supporting the sample synchronization pulse (SAMP) and RTOR heart rate detection interrupt (RRINT).

Table 8. MNGR_INT (0x04) Register Map

Table 9. MNGR_INT (0x04) Register Functionality

MNGR_DYN (0x05)

MNGR_DYN is a read/write register that manages the settings of any general/dynamic modes within the device. The Fast Recovery modes and thresholds are managed here. Unlike many CNFG registers, changes to dynamic modes do not require a RESTART operation.

SW_RST (0x08)

SW_RST (Software Reset) is a write-only register/ command that resets the MAX30004 to its original default conditions at the end of the SPI SW_RST transaction (i.e. the 32nd SCLK rising edge). Execution occurs only if $DIN[23:0] = 0x000000$. The effect of a SW_RST is identical to power-cycling the device.

Table 10. MNGR_DYN (0x05) Register Map

Table 11. MNGR_DYN (0x05) Register Functionality

Table 12. SW_RST (0x08) Register Map

RESTART (0x09)

RESTART (Restart) is a write-only register/command that begins new RTOR operations and recording, beginning on the internal MSTR clock edge following the end of the SPI RESTART transaction (i.e., the 32nd SCLK rising edge). Execution occurs only if DIN[23:0] = 0x000000. In addition to restarting the operations of any active R-to-R circuitry, RESTART also resets and clears the DSP filters (to midscale), allowing the user to effectively set the "Time Zero" for the RTOR data. No configuration settings are impacted. For best results, users should wait until the PLL has achieved lock before restarting if the CNFG_GEN settings have been altered.

Once the device is initially powered up, it needs to be fully configured prior to launching recording operations. Likewise, anytime a change to CNFG_GEN or CNFG_CH registers are made discontinuities in the RTOR record may occur. The RESTART command provides a means to restart operations cleanly following any such disturbances.

RTOR_RST (0x0A)

RTOR_RST is a write-only register/command that begins a new data recording by resetting the memories and resuming the record with the next available data. Execution occurs only if $DIN[23:0] = 0x000000$. Unlike the RESTART command, the operations of any active data and R-to-R circuitry are not impacted by RTOR_RST, so, therefore, no settling/recovery transients apply.

Table 13. RESTART (0x09) Register Map

Table 14. RTOR_RST (0x0A) Register Map

INFO (0x0F)

INFO is a read-only register that provides information about the MAX30004. The first nibble contains an alternating bit pattern to aide in interface verification. The second nibble contains the revision ID. The third nibble includes part ID information. The final 3 nibbles contain a serial number for Maxim internal use—note that individual units are not given unique serial numbers, and these bits should not be used as serial numbers for end products, though they may be useful during initial development efforts.

Note: Due to internal initialization procedures, this command will not read-back valid data if it is the first command executed following either a power-cycle event, or a SW_RST event.

CNFG_GEN (0x10)

CNFG_GEN is a read/write register which governs general settings, most significantly the master clock rate for all internal timing operations. Anytime a change to CNFG GEN is made, there may be discontinuities in the data record may occur. The RESTART command can be used to restore internal synchronization resulting from configuration changes. Note when EN_CH is logiclow, the device is in one of two ultra-low power modes (determined by EN_ULP_LON).

[Table 19](#page-29-0) shows the data rates that can be realized with various setting of FMSTR, along with RATE configuration bits available in the CNFG CH register.

Table 15. INFO (0x0F) Register Map

Table 16. INFO (0x0F) Register Meaning

Table 17. CNFG_GEN (0x10) Register Map

Table 18. CNFG_GEN (0x10) Register Functionality

Table 18. CNFG_GEN (0x10) Register Functionality (continued)

Table 19. Master Frequency Summary Table

CNFG_MUX (0x14)

CNFG_MUX is a read/write register which configures the operation, settings, and functionality of the Input Multiplexer.

CNFG_CH (0x15)

CNFG_CH is a read/write register that configures the operation, settings, and functionality of the Biopotential channel. Anytime a change to CNFG_CH is made, there may be discontinuities in the data record.

Table 20. CNFG_EMUX (0x14) Register Map

Table 21. CNFG_MUX (0x14) Register Functionality

Table 22. CNFG_CH (0x15) Register Map

Table 23. CNFG_CH (0x15) Register Functionality

Table 23. CNFG_CH (0x15) Register Functionality (continued)

Table 24. Supported RATE and DLPF Options

Note: Combinations shown in grey are unsupported and will be internally mapped to the default settings shown.

CNFG_RTOR1 and CNFG_RTOR2 (0x1D & 0x1E)

CNFG_RTOR is a two-part read/write register that configures the operation, settings, and function of the RTOR heart rate detection block. The first register contains algorithmic voltage gain and threshold parameters, the second contains algorithmic timing parameters.

RTOR Interval Memory Register (1 Word x 24 Bits)

The RTOR Interval (RTOR) memory register is a single read-only register consisting of 14 bits of timing interval information, left justified (and 8 unused bits, set to zero).

The RTOR register stores the time interval between the last two R events, as identified by the RTOR detection circuitry, which operates on the channel output data. Each LSB in the RTOR register is approximately equal to 8ms (CNFG_GEN for exact figures). The resulting 14-bit storage interval can thus be approximately 130 seconds in length, again depending on device settings.

Each time the RTOR detector identifies a new R event, the RTOR register is updated, and the RRINT interrupt term is asserted (see *[STATUS \(0x01\) Register](#page-21-0)* for details).

Users wishing to log heart rate based on RTOR register data should set CLR_RRINT equals 01 in the MNGR_INT register. This will clear the RRINT interrupt term after the RTOR register has been read back, preparing the device for identification of the next RTOR interval.

Users wishing to log heart rate based on the time elapsed between RRINT assertions using the µC to keep track of the time base (and ignoring the RTOR register data) have two choices for interrupt management. If CLR_RRINT equals 00 in the MNGR_INT register, the RRINT interrupt term will clear after each STATUS register read back, preparing the device for identification of the next RTOR interval. If CLR_RRINT equals 10 in the MNGR_INT register, the RRINT interrupt term will self-clear after each one full data cycle has passed, preparing the device for identification of the next RTOR interval (this mode is recommended only if using the INT2B as a dedicated heart rate indicator).

If the RTOR detector reaches an overflow state after several minutes without detection of an R event, the counter will simply roll over, and the lack of the RRINT activity on the dedicated INT2B line will inform the µC that no RTOR activity was detected.

Table 25. CNFG_RTOR and CNFG_RTOR2 (0x1D and 0x1E) Register Maps

Table 26. CNFG_RTOR and CNFG_RTOR2 (0x1D and 0x1E) Register Functionality

Table 26. CNFG_RTOR and CNFG_RTOR2 (0x1D and 0x1E) Register Functionality (continued)

Typical Application Circuit

MAX30004

Typical Application Circuit (continued) Circuit

Three-Dry-Electrode, Wrist-Worn ECG Monitor Typical Application Circuit

Application Diagrams

Two Electrode Heart Rate Fitness

See [Figure 8](#page-38-1) for an example of a fitness monitoring configuration.

Figure 8. Two Electrode Heart Rate Monitoring for Fitness

Ordering Information

+Denotes a lead(Pb)-free/RoHS-compliant package. T = Tape and reel.

Chip Information

PROCESS: CMOS

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Revision History

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is
assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties th