

16-Mbit (2M words × 8 bits) Static RAM

Features

■ Ultra-low standby power

Typical standby current: 1.5 μA

Maximum standby current: 8 μA

■ High speed: 45 ns

■ Wide voltage range: 2.2 V to 3.6 V

■ 1.0 V data retention

■ Transistor-transistor logic (TTL) compatible inputs and outputs

■ Available in Pb-free 48-ball VFBGA package

Functional Description

CY62168GN30 is high-performance CMOS low-power (MoBL) SRAM devices. Both devices are offered in single and dual chip enable options and in multiple pin configurations.

Devices with a single chip enable input are accessed by asserting the chip enable input (\overline{CE}) LOW. Dual chip enable

devices are accessed by asserting both chip enable inputs – $\overline{\text{CE}}_1$ as LOW and CE_2 as HIGH.

Write to the device by taking Chip Enable 1 (\overline{CE}_1) LOW and Chip Enable 2 (CE_2) HIGH and the Write Enable (WE) input LOW. Data on the eight I/O pins $(I/O_0 \text{ through } I/O_7)$ is then written into the location specified on the address pins $(A_0 \text{ through } A_{20})$.

Read from the <u>device</u> by taking Chip Enable 1 ($\overline{\text{CE}}_1$) and Output Enable ($\overline{\text{OE}}$) L<u>OW</u> and Chip Enable 2 ($\overline{\text{CE}}_2$) HIGH while forcing Write Enable ($\overline{\text{WE}}$) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input and output pins (I/O $_0$ through I/O $_7$) are placed in a high impedance state when the device is deselected ($\overline{\text{CE}}_1$ HIGH or CE $_2$ LOW), the outputs are disabled ($\overline{\text{OE}}$ HIGH), or a write operation is in progress ($\overline{\text{CE}}_1$ LOW and CE $_2$ HIGH and $\overline{\text{WE}}$ LOW). See the Truth Table – CY62168GN30 on page 12 for a complete description of read and write modes.

The CY62168GN30 device is available in a Pb-free 48-pin VFBGA package. The logic block diagrams are on page 2.

Product Portfolio

	Features and				Power Dissipation			
Product	Options	Bongo	V Banga (V)	Speed	Operating I _{CC} , (mA) f = f _{max}		Standby, I _{SB2} (µA)	
Product	(see Pin Configurations	Range	V _{CC} Range (V)	(ns)				
	section)				Typ ^[2]	Max	Typ ^[2]	Max
CY62168GN30 ^[3, 4]	Single or dual Chip Enables	Industrial	2.2 V-3.6 V	45	29	35	1.5	8

Notes

- 1. This device does not support automatic write-back on error detection.
- 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), T_A = 25 °C.


3. This device offers improved I_{CC}, I_{SB1} and I_{SB2} specifications compared to the previous revision with same marketing part number.

4. For previous version of this device, kindly refer here. Further details about improvement and comparison between old and new versions can be found in the PCN193805.

Cypress Semiconductor CorporationDocument Number: 002-28483 Rev. *A



Logic Block Diagram





Contents


Pin Configurations	4
Maximum Ratings	5
Operating Range	5
DC Electrical Characteristics	5
Capacitance	6
Thermal Resistance	
AC Test Loads and Waveforms	6
Data Retention Characteristics	7
Data Retention Waveform	7
Switching Characteristics	8
Switching Waveforms	
Truth Table - CY62168GN30	
Ordering Information	13
Ordering Code Definitions	

. 15 . 15
15
. 15
. 16
. 17
. 17
. 17
. 17
. 17
. 17



Pin Configurations

Figure 1. 48-ball VFBGA (6 × 8 × 1 mm) pinout ^[5] CY62168GN30



Note

NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature-65 °C to + 150 °C Ambient temperature with power applied-55 °C to + 125 °C Supply voltage to ground potential-0.5 V to 6 V

DC input voltage ^[6]	–0.5 V to V _{CC} + 0.5 V
Output current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>140 mA

Operating Range

Grade	Ambient Temperature	V cc ^[7]
Industrial	–40 °C to +85 °C	2.2 V to 3.6 V

DC Electrical Characteristics

Over the operating range of -40 °C to 85 °C

D	Description		T404	14!		Unit		
Parameter			Test Conditions		Min	Typ ^[8]	Max	Unit
V _{OH}	Output HIGH	2.2 V to 2.7 V	$V_{CC} = Min, I_{OH} = -0.1$	l mA	2.0	-	-	V
	voltage	2.7 V to 3.6 V	$V_{CC} = Min, I_{OH} = -1.0$) mA	2.4	-	-	V
V _{OL}	Output LOW	2.2 V to 2.7 V	V _{CC} = Min, I _{OL} = 0.1 mA		_	-	0.4	V
	voltage	2.7 V to 3.6 V	V _{CC} = Min, I _{OL} = 2.1 i	mA	_	-	0.4	V
V _{IH}	Input HIGH	2.2 V to 2.7 V	_		1.8	-	V _{CC} + 0.3	V
	voltage	2.7 V to 3.6 V	_		2.0	-	V _{CC} + 0.3	V
V_{IL}	Input LOW	2.2 V to 2.7 V	-		-0.3	-	0.6	V
	voltage ^[6]	2.7 V to 3.6 V			-0.3	-	0.8	V
I _{IX}	Input leakage c	urrent	$GND \le V_{IN} \le V_{CC}$		-1.0	-	+1.0	μΑ
I _{OZ}	Output leakage	current	$GND \le V_{OUT} \le V_{CC}$, Output disabled		-1.0	-	+1.0	μΑ
I _{CC} ^[9, 10]	V _{CC} operating s	supply current	V _{CC} = Max, I _{OUT} = 0 mA, CMOS levels	f = 22.22 MHz (45 ns)	-	29.0	35.0	mA
			CMOS levels	f = 1 MHz	_	7.0	9.0	mA
I _{SB1} ^[9, 10, 11]	Automatic power down current – CMOS inputs; V _{CC} = 2.2 to 3.6 V		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or } \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V, V}_{\text{IY}} \text{f} = \text{f}_{\text{max}} \text{ (address and } \text{f} = 0 (\overline{\text{OE}}, \text{ and } \overline{\text{WE}}), \text{ V}$		-	1.5	8.0	μА
I _{SB2} ^[9, 10, 12]	Automatic power down current – CMOS inputs; V _{CC} = 2.2 to 3.6 V		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or }$ $\text{CE}_2 \le 0.2 \text{ V},$	25 °C ^[13]	_	1.5	3.0 ^[13]	μΑ
			$CE_2 \le 0.2 \text{ V},$ 40	40 0	_	_	3.5 ^[13]	μΑ
			$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V},$	70 °C ^[13]	_	_	6.5 ^[13]	μΑ
			$f = 0, V_{CC} = V_{CC(max)}$	185 °C	-	-	8.0	μА

- Notes

 6. V_{IL(min)} = -2.0 V and V_{IH(max)} = V_{CC} + 2 V for pulse durations of less than 20 ns.

 7. Full Device AC operation assumes a 100 μs ramp time from 0 to V_{CC(min)} and 200 μs wait time after V_{CC} stabilization.

 8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), T_A = 25 °C.

 9. This device offers improved I_{CC}, I_{SB1} and I_{SB2} specifications compared to the previous revision with same marketing part number.
- 10. For previous version of this device, kindly refer here. Further details about improvement and comparison between old and new versions can be found in the PCN193805.
- 11. This paramete<u>r is g</u>uaranteed by design and is not tested.
- 12. Chip enables (CE₁ and CE₂) must be tied to CMOS levels to meet the I_{SB1}/I_{SB2}/I_{CCDR} spec. Other inputs can be left floating.
- 13. The I_{SB2} limits at 25 °C, 40 °C, 70 °C and typical limit at 85 °C are guaranteed by design and not 100% tested.



Capacitance


Parameter [14]	Description	escription Test Conditions		Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF


Thermal Resistance

Parameter [14]	Description	Description Test Conditions		Unit
- 3/1	Thermal resistance (junction to ambient)	Still air, soldered on a 3×4.5 inch, four-layer printed circuit board	31.50	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		15.75	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms





Equivalent to: THÉVENIN EQUIVALENT

Parameters	1.8 V	2.5 V	3.0 V	5.0 V	Unit
R1	13500	16667	1103	1800	Ω
R2	10800	15385	1554	990	Ω
R _{TH}	6000	8000	645	639	Ω
V _{TH}	0.8	1.2	1.75	1.77	V
V _{HIGH}	1.8	2.5	3.0	5.0	V

Note14. Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[15]	Max	Unit
V _{DR}	V _{CC} for data retention		1.0	_	_	V
I _{CCDR} ^[16, 17, 18, 19]	Data retention current	$1.2 \text{ V} \le \text{V}_{\text{CC}} \le 2.2 \text{ V},$	-	-	16.0	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{V} \text{or} \text{CE}_2 \le 0.2 \text{V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
		$2.2 \text{ V} < \text{V}_{CC} \le 3.6 \text{ V} \text{ or}$ $4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V},$	-	_	8.0	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{V} \text{or} \text{CE}_2 \le 0.2 \text{V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t _{CDR} ^[20]	Chip deselect to data retention time		0	_	_	_
t _R ^[20, 21]	Operation recovery time		45/55	-	-	ns

Data Retention Waveform

Figure 3. Data Retention Waveform



- Notes

 15. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), T_A = 25 °C.

 16. Chip enables (CE₁ and CE₂) must be tied to CMOS levels to meet the I_{SB1}/I_{SB2}/I_{CCDR} spec. Other inputs can be left floating.

 17. I_{CCDR} is guaranteed only after device is first powered up to V_{CC(min)} and brought down to V_{DR}.

 18. This device offers improved I_{CC}, I_{SB1} and I_{SB2} specifications compared to the previous revision with same marketing part number.

 19. For previous version of this device, kindly refer here. Further details about improvement and comparison between old and new versions can be found in the PCN193805.

 20. These parameters are guaranteed by design.

 21. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.



Switching Characteristics

Davis [22, 23]	Description		45 ns		
Parameter [==, ==]			Max	Unit	
Read Cycle		·		•	
t _{RC}	Read cycle time	45.0	_	ns	
t _{AA}	Address to data valid	-	45.0	ns	
t _{OHA}	Data hold from address change	10.0	_	ns	
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to data valid	-	45.0	ns	
t _{DOE}	OE LOW to data valid	-	22.0	ns	
t _{LZOE}	OE LOW to Low Z [23, 24]	5.0	_	ns	
t _{HZOE}	OE HIGH to High Z [23, 24, 25]	-	18.0	ns	
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low Z ^[23, 24]		_	ns	
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to High Z ^[23, 24, 25]	-	18.0	ns	
t _{PU} ^[26]	CE ₁ LOW and CE ₂ HIGH to power-up	0	_	ns	
t _{PD} ^[26]	CE ₁ HIGH and CE ₂ LOW to power-down	-	45.0	ns	
Write Cycle ^[27, 28]		·			
t _{WC}	Write cycle time	45.0	_	ns	
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	35.0	_	ns	
t _{AW}	Address setup to write end	35.0	_	ns	
t _{HA}	Address hold from write end	0	_	ns	
t _{SA}	Address setup to write start	0	_	ns	
t _{PWE}	WE pulse width	35.0	_	ns	
t _{SD}	Data setup to write end	25.0	_	ns	
t _{HD}	Data hold from write end	0	_	ns	
t _{HZWE}	WE LOW to High Z [23, 24, 25]	-	18.0	ns	
t _{LZWE}	WE HIGH to Low Z [23, 24]	10.0	_	ns	

^{22.} Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V_{CC} ≥ 3 V) and V_{CC}/2 (for V_{CC} < 3 V), and input pulse levels of 0 to 3 V (for V_{CC} ≥ 3 V) and 0 to V_{CC} (for V_{CC} < 3V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless specified otherwise.

^{23.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device. 24. Tested initially and after any design or process changes that may affect these parameters.

^{25.} t_{HZOE}, t_{HZCE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.

^{26.} These parameters are guaranteed by design and are not tested.

^{27.} The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{\parallel L}$, $\overline{CE}_1 = V_{\parallel L}$, and $CE_2 = V_{\parallel H}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{28.} The minimum write cycle pulse width for write cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ Low) should be equal to he sum of t_{HZWE} and t_{SD} .



Switching Waveforms

Figure 4. Read Cycle No. 1 of CY62168GN (Address Transition Controlled) $^{[29,\ 30]}$





Figure 5. Read Cycle No. 2 ($\overline{\text{OE}}$ Controlled) [30, 31, 32]




- 29. The device is continuously selected. $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$.
- 30. WE is HIGH for read cycle.
 31. Eq. all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW,
- CE is HIGH.

 32. Address valid prior to or coincident with CE LOW transition.



Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (WE Controlled) [33, 34, 35]



^{33.} For all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW, $\overline{\text{CE}}$ is HIGH.

^{34.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, \overline{CE}_1 = V_{IL}, and CE_2 = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{35.} Data I/O is in the high-impedance state if $\overline{\text{CE}} = \text{V}_{\text{IH}}$, or $\overline{\text{OE}} = \text{V}_{\text{IH}}$. 36. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 7. Write Cycle No. 2 (WE Controlled, OE Low) [37, 38, 39, 40]





Figure 8. Write Cycle No. 3 (CE Controlled) [37, 38, 39]



- 37. For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, \overline{CE} is HIGH.
- 38. The internal write time of the memory is defined by the overlap of WE = V_{IL}, \overlap \
- 39. Data I/O is in high impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$.
- 40. The minimum write cycle pulse width should be equal to the sum of the t_{HZWE} and t_{SD} .
- 41. During this period I/O are in the output state. Do not apply input signals.



Truth Table - CY62168GN30

CE ₁	CE ₂	WE	OE	I/Os	Mode	Power
Н	X ^[42]	X ^[42]	X ^[42]	High Z	Deselect/Power down	Standby (I _{SB2})
X ^[42]	L	X ^[42]	X ^[42]	High Z	Deselect/Power down	Standby (I _{SB2})
L	Н	Н	L	Data Out (I/O ₀ –I/O ₇)	Read	Active (I _{CC})
L	Н	Н	Н	High Z	Output disabled	Active (I _{CC})
L	Н	L	Х	Data In (I/O ₀ –I/O ₇)	Write	Active (I _{CC})


Note
42. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
45	CY62168GN30-45BVXI	51-85150	48-ball VFBGA	Industrial
	CY62168GN30-45BVXIT		48-ball VFBGA, Tape and Reel	


Ordering Code Definitions





Package Diagrams

Figure 9. 48-ball VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150



01/1/10/01		DIMENSIONS	
SYMBOL	MIN.	NOM.	MAX.
A	•		1.00
A1	0.16	-	
A2		-	0.81
D		8,00 BSC	
E		6.00 BSC	
D1		5,25 BSC	
E1		3.75 BSC	
MD		8	
ME		6	
n		48	
Ø b	0.25	0.30	0.35
eE		0.75 BSC	
eD		0.75 BSC	
SD		0.375 BSC	
SE		0.375 BSC	

NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. @REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
 IN SITHE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

"SD" OR "SE" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW,

"SD" = eD/2 AND "SE" = eE/2.

8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.

51-85150 *I



Acronyms

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μS	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



Document History Page

Rev.	ECN No.	Submission Date	Description of Change	
**	6680216	10/06/2019	New data sheet.	
*A	6834957	03/20/2020	Updated Product Portfolio: Updated Note 3. Updated DC Electrical Characteristics: Updated Note 9. Updated Data Retention Characteristics: Updated Note 18. Updated to new template.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/mcu

cypress.com/wireless

Products

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Microcontrollers

Wireless Connectivity

PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Code Examples | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-28483 Rev. *A Revised March 20, 2020 Page 17 of 17

[©] Cypress Semiconductor Corporation, 2019–2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component o