

Automotive DDR4 SDRAM

MT40A1G8 MT40A512M16

Features

- $V_{DD} = V_{DDO} = 1.2V \pm 60mV$
- $V_{PP} = 2.5V 125mV/ + 250mV$
- \bullet On-die, internal, adjustable V_{REFDO} generation
- 1.2V pseudo open-drain I/O
- Refresh time of 8192-cycle at T_C temperature range: -64 ms at -40° C to 85 $^{\circ}$ C
	- 32ms at 85°C to 95°C
	- 16ms at 95°C to 105°C
	- 8ms at 105°C to 125°C
- 16 internal banks (x8): 4 groups of 4 banks each
- 8 internal banks (x16): 2 groups of 4 banks each
- 8*n*-bit prefetch architecture
- Programmable data strobe preambles
- Data strobe preamble training
- Command/Address latency (CAL)
- Multipurpose register read and write capability
- Write leveling
- Self refresh mode
- Low-power auto self refresh (LPASR)
- Temperature controlled refresh (TCR)
- Fine granularity refresh
- Self refresh abort
- Maximum power saving
- Output driver calibration
- Nominal, park, and dynamic on-die termination (ODT)
- Data bus inversion (DBI) for data bus
- Command/Address (CA) parity
- Databus write cyclic redundancy check (CRC)
- Per-DRAM addressability
- Connectivity test
- JEDEC JESD-79-4 compliant
- sPPR and hPPR capability
- MBIST-PPR support (Die Revision R only)
- AEC-Q100
- PPAP submission

Notes: 1. Not all options listed can be combined to define an offered product. Use the part catalog search on <http://www.micron.com>for available offerings.

- 2. The ×4 device is not offered and the mode is not supported by the x8 or x16 device even though some ×4 mode descriptions exist in the datasheet.
- 3. The UT option use based on automotive usage model. Contact Micron sales representative if you have questions.
- 4. -062E is only available for die Rev. E and die Rev. R.
- 5. Preliminary for die Rev. R.

Products and specifications discussed herein are subject to change by Micron without notice.

Table 1: Key Timing Parameters

Note: 1. Refer to the Speed Bin Tables for backward compatibility.

Table 2: Addressing

Note: 1. Page size is per bank, calculated as follows:

Page size = $2^{\text{COLBITS}} \times \text{ORG/8}$, where COLBIT = the number of column address bits and ORG = the number of DQ bits.

Figure 1: Order Part Number Example

Contents

List of Figures

8Gb: x8, x16 Automotive DDR4 SDRAM **List of Figures**

8Gb: x8, x16 Automotive DDR4 SDRAM List of Figures

List of Tables

8Gb: x8, x16 Automotive DDR4 SDRAM List of Tables

8Gb: x8, x16 Automotive DDR4 SDRAM List of Tables

8Gb: x8, x16 Automotive DDR4 SDRAM List of Tables

Important Notes and Warnings

Micron Technology, Inc. ("Micron") reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions. This document supersedes and replaces all information supplied prior to the publication hereof. You may not rely on any information set forth in this document if you obtain the product described herein from any unauthorized distributor or other source not authorized by Micron.

Automotive Applications. Products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets. Distributor and customer/ distributor shall assume the sole risk and liability for and shall indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting directly or indirectly from any use of non-automotive-grade products in automotive applications. Customer/distributor shall ensure that the terms and conditions of sale between customer/distributor and any customer of distributor/customer (1) state that Micron products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets and (2) require such customer of distributor/ customer to indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting from any use of non-automotive-grade products in automotive applications.

Critical Applications. Products are not authorized for use in applications in which failure of the Micron component could result, directly or indirectly in death, personal injury, or severe property or environmental damage ("Critical Applications"). Customer must protect against death, personal injury, and severe property and environmental damage by incorporating safety design measures into customer's applications to ensure that failure of the Micron component will not result in such harms. Should customer or distributor purchase, use, or sell any Micron component for any critical application, customer and distributor shall indemnify and hold harmless Micron and its subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of each against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, or death arising in any way out of such critical application, whether or not Micron or its subsidiaries, subcontractors, or affiliates were negligent in the design, manufacture, or warning of the Micron product.

Customer Responsibility. Customers are responsible for the design, manufacture, and operation of their systems, applications, and products using Micron products. ALL SEMICONDUCTOR PRODUCTS HAVE INHERENT FAILURE RATES AND LIMITED USEFUL LIVES. IT IS THE CUSTOMER'S SOLE RESPONSIBILITY TO DETERMINE WHETHER THE MICRON PRODUCT IS SUITABLE AND FIT FOR THE CUSTOMER'S SYSTEM, APPLICATION, OR PRODUCT. Customers must ensure that adequate design, manufacturing, and operating safeguards are included in customer's applications and products to eliminate the risk that personal injury, death, or severe property or environmental damages will result from failure of any semiconductor component.

Limited Warranty. In no event shall Micron be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort, warranty, breach of contract or other legal theory, unless explicitly stated in a written agreement executed by Micron's duly authorized representative.

General Notes and Description

Description

The DDR4 SDRAM is a high-speed dynamic random-access memory internally configured as an eight-bank DRAM for the x16 configuration and as a 16-bank DRAM for the x8 configurations. The DDR4 SDRAM uses an 8*n*-prefetch architecture to achieve high-speed operation. The 8*n*-prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins.

A single READ or WRITE operation for the DDR4 SDRAM consists of a single 8*n*-bit wide, four-clock data transfer at the internal DRAM core and two corresponding *n*-bit wide, one-half-clock-cycle data transfers at the I/O pins.

Industrial Temperature

An industrial temperature (IT) device option requires that the case temperature not exceed below – 40°C or above 95°C. JEDEC specifications require the refresh rate to double when T_c exceeds 85°C; this also requires use of the high-temperature self refresh option. Additionally, ODT resistance and the input/output impedance must be derated when operating temperature Tc <0°C.

Automotive Temperature

The automotive temperature (AT) device option requires that the case temperature not exceed below –40°C or above 105°C. The specifications require the refresh rate to 2X when T_c exceeds 85°C; 4X when T_{C} exceeds 95°C. Additionally, ODT resistance and the input/output impedance must be derated when operating temperature Tc <0°C.

Ultra-high Temperature

The ultra-high temperature (UT) device option requires that the case temperature not exceed below – 40°C or above 125°C. The specifications require the refresh rate to 2X when T_c exceeds 85°C; 4X when $T_{\rm C}$ exceeds 95°C, 8X when $T_{\rm C}$ exceeds 105°C. Additionally, ODT resistance and the input/output impedance must be derated when operating temperature $Tc < 0$ °C.

General Notes

- The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation (normal operation), unless specifically stated otherwise.
- Throughout the data sheet, the various figures and text refer to DQs as "DQ." The DQ term is to be interpreted as any and all DQ collectively, unless specifically stated otherwise.
- The terms "_t" and "_c" are used to represent the true and complement of a differential signal pair. These terms replace the previously used notation of "#" and/or overbar characters. For example, differential data strobe pair DQS, DQS# is now referred to as DQS_t, DQS_c.
- The term " n" is used to represent a signal that is active LOW and replaces the previously used "#" and/or overbar characters. For example: CS# is now referred to as CS_n.
- The terms "DQS" and "CK" found throughout the data sheet are to be interpreted as DQS_t and DOS c, and CK t and CK c respectively, unless specifically stated otherwise.
- Complete functionality may be described throughout the entire document; any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
- Any specific requirement takes precedence over a general statement.
- Any functionality not specifically stated here within is considered undefined, illegal, and not supported, and can result in unknown operation.
- Addressing is denoted as BG[*n*] for bank group, BA[*n*] for bank address, and A[*n*] for row/column address.

- The NOP command is not allowed, except when exiting maximum power savings mode or when entering gear-down mode, and only a DES command should be used.
- Not all features described within this document may be available on the rev. A (first) version.
- Not all specifications listed are finalized industry standards; best conservative estimates have been provided when an industry standard has not been finalized.
- Although it is implied throughout the specification, the DRAM must be used after V_{DD} has reached the stable power-on level, which is achieved by toggling CKE at least once every 8192 \times ^tREFI. However, in the event CKE is fixed HIGH, toggling CS n at least once every 8192 \times ^tREFI is an acceptable alternative. Placing the DRAM into self refresh mode also alleviates the need to toggle CKE.
- Not all features designated in the data sheet may be supported by earlier die revisions due to late definition by JEDEC.
- A x16 device's DQ bus is comprised of two bytes. If only one of the bytes is used, use the lower byte for data transfers and terminate the upper byte as noted:
	- Connect UDQS_t to V_{DDO} or V_{SS}/ V_{SSO} via a resistor in the 200 Ω range.
	- Connect UDQS_c to the opposite rail via a resistor in the same 200Ω range.
	- Connect UDM to V_{DDO} via a large (10,000 Ω) pull-up resistor.
	- Connect UDBI to V_{DDO} via a large (10,000 Ω) pull-up resistor.
	- Connect DQ [15:8] individually to V_{DDO} via a large (10,000 Ω) resistors or float DQ [15:8].

Definitions of the Device-Pin Signal Level

- HIGH: A device pin is driving the logic 1 state.
- LOW: A device pin is driving the logic 0 state.
- High-Z: A device pin is tri-state.
- ODT: A device pin terminates with the ODT setting, which could be terminating or tri-state depending on the mode register setting.

Definitions of the Bus Signal Level

- HIGH: One device on the bus is HIGH, and all other devices on the bus are either ODT or High-Z. The voltage level on the bus is nominally V_{DDO} .
- LOW: One device on the bus is LOW, and all other devices on the bus are either ODT or High-Z. The voltage level on the bus is nominally $V_{OL(DC)}$ if ODT was enabled, or V_{SSO} if High-Z.
- High-Z: All devices on the bus are High-Z. The voltage level on the bus is undefined as the bus is floating.
- ODT: At least one device on the bus is ODT, and all others are High-Z. The voltage level on the bus is nominally V_{DDO} .

Functional Block Diagrams

DDR4 SDRAM is a high-speed, CMOS dynamic random access memory. It is internally configured as an 16-bank (4-banks per Bank Group) DRAM.

Figure 2: 1 Gig × 8 Functional Block Diagram

Figure 3: 512 Meg × 16 Functional Block Diagram

Ball Assignments

Figure 4: 78-Ball x4, x8 Ball Assignments

Notes: 1. See Ball Descriptions.

- 2. A comma "," separates the configuration; a slash "/" defines a mode register selectable function, command/ address function, density, or package dependence.
- 3. Address bits (including bank groups) are density- and configuration-dependent (see Addressing).

Figure 5: 96-Ball x16 Ball Assignments

Notes: 1. See Ball Descriptions.

- 2. A slash "/" defines a mode register selectable function, command/address function, density, or package dependence.
- 3. Address bits (including bank groups) are density- and configuration-dependent (see Addressing).

Ball Descriptions

The pin description table below is a comprehensive list of all possible pins for DDR4 devices. All pins listed may not be supported on the device defined in this data sheet. See the Ball Assignments section to review all pins used on this device.

Table 3: Ball Descriptions

Table 3: Ball Descriptions (Continued)

Table 3: Ball Descriptions (Continued)

Package Dimensions

Figure 6: 78-Ball FBGA – x4, x8 (WE)

Notes: 1. All dimensions are in millimeters.

2. Solder ball material: SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).

Figure 7: 78-Ball FBGA – x4, x8 (SA)

Notes: 1. All dimensions are in millimeters.

- 2. Solder ball material: SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).
- 3. Reference CSN33 for recommended PCB pad dimension for this package.

Figure 8: 78-Ball FBGA – x4, x8 (AG)

Notes: 1. All dimensions are in millimeters.

- 2. Solder ball material: SAC Q (92.45% Sn, 4% Ag, 0.5% Cu, 3% Bi, 0.05%Ni).
- 3. Reference CSN33 for recommended PCB pad dimension for this package.

Figure 9: 96-Ball FBGA – x16 (JY)

Notes: 1. All dimensions are in millimeters.

2. Solder ball material: SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).

Figure 10: 96-Ball FBGA – x16 (LY)

Notes: 1. All dimensions are in millimeters.

2. Solder ball material: SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).

Figure 11: 96-Ball FBGA – x16 (AD)

Notes: 1. All dimensions are in millimeters.

2. Solder ball material: SAC Q (92.45% Sn, 4% Ag, 0.5% Cu, 3% Bi, 0.05%Ni).

Figure 12: 96-Ball FBGA – x16 (TD)

Notes: 1. All dimensions are in millimeters.

2. Solder ball material: SAC Q (92.45% Sn, 4% Ag, 0.5% Cu, 3% Bi, 0.05%Ni).

State Diagram

This simplified state diagram provides an overview of the possible state transitions and the commands to control them. Situations involving more than one bank, the enabling or disabling of ondie termination, and some other events are not captured in full detail.

Figure 13: Simplified State Diagram

Table 4: State Diagram Command Definitions

Note: 1. See the Command Truth Table for more details.

Functional Description

The DDR4 SDRAM is a high-speed dynamic random-access memory internally configured as sixteen banks (4 bank groups with 4 banks for each bank group) for x4/x8 devices, and as eight banks for each bank group (2 bank groups with 4 banks each) for x16 devices. The device uses double data rate (DDR) architecture to achieve high-speed operation. DDR4 architecture is essentially an 8*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for a device module effectively consists of a single 8*n*-bit-wide, four-clockcycle-data transfer at the internal DRAM core and eight corresponding *n*-bit-wide, one-half-clockcycle data transfers at the I/O pins.

Read and write accesses to the device are burst-oriented. Accesses start at a selected location and continue for a burst length of eight or a chopped burst of four in a programmed sequence. Operation begins with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BG[1:0] select the bank group for x4/x8, and BG0 selects the bank group for x16; BA[1:0] select the bank, and A[17:0] select the row. See the Addressing section for more details). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst operation, determine if the auto PRECHARGE command is to be issued (via A10), and select BC4 or BL8 mode on-the-fly (OTF) (via A12) if enabled in the mode register.

Prior to normal operation, the device must be powered up and initialized in a predefined manner. The following sections provide detailed information covering device reset and initialization, register definition, command descriptions, and device operation.

NOTE: The use of the NOP command is allowed only when exiting maximum power saving mode or when entering gear-down mode.

RESET and Initialization Procedure

To ensure proper device function, the power-up and reset initialization default values for the following mode register (MR) settings are defined as:

- Gear-down mode (MR3 A[3]): $0 = 1/2$ rate
- Per-DRAM addressability (MR3 A[4]): $0 =$ disable
- Maximum power-saving mode $(MR4 A[1])$: 0 = disable
- CS to command/address latency (MR4 A[8:6]): 000 = disable
- CA parity latency mode (MR5 A[2:0]): 000 = disable
- Hard post package repair mode (MR4 A[13]): $0 =$ disable
- Soft post package repair mode (MR4 A[5]): 0 = disable

Power-Up and Initialization Sequence

The following sequence is required for power-up and initialization:

1. Apply power (RESET n and TEN should be maintained below $0.2 \times V_{DD}$ while supplies ramp up; all other inputs may be undefined). When supplies have ramped to a valid stable level, RESET_n must be maintained below $0.2 \times V_{DD}$ for a minimum of ^tPW_RESET_L and TEN must be maintained below $0.2 \times V_{DD}$ for a minimum of 700µs. CKE is pulled LOW anytime before RESET_n is deasserted (minimum time of 10ns). The power voltage ramp time between 300mV to $V_{DD,min}$ must be no greater than 200ms, and during the ramp, V_{DD} must be greater than or equal to V_{DDO} and $(V_{DD} - V_{DDO})$ < 0.3V. V_{PP} must ramp at the same time or up to 10 minutes prior to V_{DD}, and V_{PP} must be equal to or higher than V_{DD} at all times. The total time for which V_{PP} is powered and V_{DD} is unpowered should not exceed 360 cumulative hours. After V_{DD} has ramped and reached a stable level, RESET_n must go high within 10 minutes. After RESET_n goes high, the initialization sequence must be started within 3 seconds. For debug purposes, the 10 minute and 3 second delay limits may be extended to 60 minutes each provided the DRAM is operated in this debug mode for no more than 360 cumulative hours.

During power-up, the supply slew rate is governed by the limits stated in the table below and either condition A or condition B listed below must be met.

Note: 1. 20 MHz band-limited measurement.

- Condition A:
	- Apply V_{PP} without any slope reversal before or at the same time as V_{DD} and V_{DDQ}.
	- V_{DD} and V_{DDO} are driven from a single-power converter output and apply V_{DD}/V_{DDO} without any slope reversal before or at the same time as V_{TT} and V_{REFCA} .
	- The voltage levels on all balls other than V_{DD} , V_{DDQ} , V_{SS} , and V_{SSQ} must be less than or equal to V_{DDO} and V_{DD} on one side and must be greater than or equal to V_{SSO} and V_{SS} on the other side.
	- V_{TT} is limited to 0.76V MAX when the power ramp is complete.
	- V_{BEECA} tracks $V_{DD}/2$.
- Condition B:

- Apply V_{PP} without any slope reversal before or at the same time as V_{DD} .
- Apply V_{DD} without any slope reversal before or at the same time as V_{DDO} .
- Apply V_{DDO} without any slope reversal before or at the same time as V_{TT} and V_{REFCA} .
- The voltage levels on all pins other than V_{PP} , V_{DD} , V_{DDQ} , V_{SS} , and V_{SSQ} must be less than or equal to V_{DDO} and V_{DD} on one side and must be larger than or equal to V_{SSO} and V_{SS} on the other side.
- 2. After RESET_n is de-asserted, wait for a minimum of 500µs, but no longer than 3 seconds, before allowing CKE to be registered HIGH at clock edge Td. During this time, the device will start internal state initialization; this will be done independently of external clocks. A reasonable attempt was made in the design to power up with the following default MR settings: gear-down mode (MR3 A[3]): $0 = 1/2$ rate; per-DRAM addressability (MR3 A[4]): $0 =$ disable; maximum powerdown (MR4 A[1]): $0 =$ disable; CS to command/address latency (MR4 A[8:6]): $000 =$ disable; CA parity latency mode (MR5 A[2:0]): 000 = disable. However, it should be assumed that at power up the MR settings are undefined and should be programmed as shown below.
- 3. Clocks (CK_t, CK_c) need to be started and stabilized for at least 10ns or 5 ^tCK (whichever is larger) before CKE is registered HIGH at clock edge Td. Because CKE is a synchronous signal, the corresponding setup time to clock ('IS) must be met. Also, a DESELECT command must be registered (with ^tIS setup time to clock) at clock edge Td. After the CKE is registered HIGH after RESET, CKE needs to be continuously registered HIGH until the initialization sequence is finished, including expiration of ^tDLLK and ^tZQinit.
- 4. The device keeps its ODT in High-Z state as long as RESET n is asserted. Further, the SDRAM keeps its ODT in High-Z state after RESET_n de-assertion until CKE is registered HIGH. The ODT input signal may be in an undefined state until ^tIS before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be statically held either LOW or HIGH. If $R_{TT(NOM)}$ is to be enabled in MR1, the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the power-up initialization sequence is finished, including the expiration of ^tDLLK and ^tZQinit.
- 5. After CKE is registered HIGH, wait a minimum of RESET CKE EXIT time, tXPR, before issuing the first MRS command to load mode register ($XPR = MAX$ (XSS , $5 \times$ tCK).
- 6. Issue MRS command to load MR3 with all application settings, wait ^tMRD.
- 7. Issue MRS command to load MR6 with all application settings, wait ^tMRD.
- 8. Issue MRS command to load MR5 with all application settings, wait ^tMRD.
- 9. Issue MRS command to load MR4 with all application settings, wait ^tMRD.
- 10. Issue MRS command to load MR2 with all application settings, wait ^tMRD.
- 11. Issue MRS command to load MR1 with all application settings, wait tMRD.
- 12. Issue MRS command to load MR0 with all application settings, wait tMOD.
- 13. Issue a ZQCL command to start ZQ calibration.
- 14. Wait for ^tDLLK and ^tZQinit to complete.
- 15. The device will be ready for normal operation. Once the DRAM has been initialized, if the DRAM is in an idle state longer than 960ms, then either (a) REF commands must be issued within ^tREFI constraints (specification for posting allowed) or (b) CKE or CS_n must toggle once within every 960ms interval of idle time. For debug purposes, the 960ms delay limit maybe extended to 60 minutes provided the DRAM is operated in this debug mode for no more than 360 cumulative hours.
- 16. Optional MBIST-PPR mode can be entered by setting MR4:A0 to 1, followed by subsequent MR0 guard key sequences, then DRAM will drive ALERT_n to LOW. DRAM will drive ALERT_n to HIGH to indicate that this operation is completed. MBIST-PPR mode can take place anytime after Tk. Note that no exit sequence or re-initialization is needed after MBIST completes; As soon as ALERT_N goes HIGH and ^tIS is satisfied, MR0 must be re-written to the pre guard key state, then and the DRAM is immediately ready to receive valid commands.

A stable valid V_{DD} level is a set DC level (0Hz to 250 KHz) and must be no less than $V_{DD,min}$ and no greater than $V_{DD,max}$. If the set DC level is altered anytime after initialization, the DLL reset and calibrations must be performed again after the new set DC level is stable. AC noise of ±60mV (greater than 250 KHz) is allowed on V_{DD} provided the noise doesn't alter V_{DD} to less than $V_{DD,min}$ or greater than $V_{DD,max}$.

A stable valid V_{DDO} level is a set DC level (0Hz to 250 KHz) and must be no less than V_{DDO,min} and no greater than $V_{DDO, max}$. If the set DC level is altered anytime after initialization, the DLL reset and calibrations must be performed again after the new set DC level is stable. AC noise of ±60mV (greater than 250 KHz) is allowed on V_{DDO} provided the noise doesn't alter V_{DDO} to less than $V_{DDO,min}$ or greater than $V_{DDQ,max}$.

A stable valid V_{PP} level is a set DC level (0Hz to 250 KHz) and must be no less than V_{PP,min} and no greater than $V_{\rm{PPmax}}$. If the set DC level is altered anytime after initialization, the DLL reset and calibrations must be performed again after the new set DC level is stable. AC noise of ±120mV (greater than 250 KHz) is allowed on V_{PP} provided the noise doesn't alter V_{PP} to less than V_{PP,min} or greater than V_{PPmax} .

Figure 14: RESET and Initialization Sequence at Power-On Ramping

Notes: 1. From time point Td until Tk, a DES command must be applied between MRS and ZQCL commands.

- 2. MRS commands must be issued to all mode registers that have defined settings.
- 3. In general, there is no specific sequence for setting the MRS locations (except for dependent or co-related features, such as ENABLE DLL in MR1 prior to RESET DLL in MR0, for example).
- 4. TEN is not shown; however, it is assumed to be held LOW.
- 5. Optional MBIST-PPR may be entered any time after Tk.

RESET Initialization with Stable Power Sequence

The following sequence is required for RESET at no power interruption initialization:

- 1. Assert RESET_n below $0.2 \times V_{DD}$ any time when reset is needed (all other inputs may be undefined). RESET n needs to be maintained for minimum ^tPW_RESET. CKE is pulled LOW before RESET n being de-asserted (minimum time 10ns).
- 2. Follow Steps 2 through 10 in the Reset and Initialization Sequence at Power-On Ramping procedure.

When the reset sequence is complete, all counters except the refresh counters have been reset and the device is ready for normal operation.

Figure 15: RESET Procedure at Power Stable Condition

Notes: 1. From time point Td until Tk, a DES command must be applied between MRS and ZQCL commands.

- 2. MRS commands must be issued to all mode registers that have defined settings.
- 3. In general, there is no specific sequence for setting the MRS locations (except for dependent or co-related features, such as ENABLE DLL in MR1 prior to RESET DLL in MR0, for example).
- 4. TEN is not shown; however, it is assumed to be held LOW.

Uncontrolled Power-Down Sequence

In the event of an uncontrolled ramping down of V_{PP} supply, V_{PP} is allowed to be less than V_{DD} provided the following conditions are met:

- Condition A: V_{PP} and V_{DD}/V_{DDQ} are ramping down (as part of turning off) from normal operating levels.
- Condition B: The amount that V_{PP} may be less than V_{DD}/V_{DDO} is less than or equal to 500mV.
- Condition C: The time V_{PP} may be less than V_{DD} is ≤10ms per occurrence with a total accumulated time in this state ≤100ms.
- Condition D: The time V_{PP} may be less than 2.0V and above V_{SS} while turning off is ≤15ms per occurrence with a total accumulated time in this state ≤150ms.

Programming Mode Registers

For application flexibility, various functions, features, and modes are programmable in seven mode registers (MR*n*) provided by the device as user defined variables that must be programmed via a MODE REGISTER SET (MRS) command. Because the default values of the mode registers are not defined, contents of mode registers must be fully initialized and/or re-initialized; that is, they must be written after power-up and/or reset for proper operation. The contents of the mode registers can be altered by re-executing the MRS command during normal operation. When programming the mode registers, even if the user chooses to modify only a sub-set of the MRS fields, all address fields within the accessed mode register must be redefined when the MRS command is issued. MRS and DLL RESET commands do not affect array contents, which means these commands can be executed any time after power-up without affecting the array contents.

The MRS command cycle time, tMRD, is required to complete the WRITE operation to the mode register and is the minimum time required between the two MRS commands shown in the tMRD Timing figure.

Some of the mode register settings affect address/command/control input functionality. In these cases, the next MRS command can be allowed when the function being updated by the current MRS command is completed. These MRS commands don't apply tMRD timing to the next MRS command; however, the input cases have unique MR setting procedures, so refer to individual function descriptions:

- Gear-down mode
- Per-DRAM addressability
- CMD address latency
- CA parity latency mode
- V_{REFDO} training value
- V_{REFDO} training mode
- V_{REFDO} training range

Some mode register settings may not be supported because they are not required by certain speed bins.

Figure 16: ^tMRD Timing

Don't Care $\left\{\right\}$ Time Break

Notes: 1. This timing diagram depicts CA parity mode "disabled" case.

2. ^tMRD applies to all MRS commands with the following exceptions: Gear-down mode CA parity latency mode CMD address latency Per-DRAM addressability mode V_{REFDO} training value, V_{REFDO} training mode, and V_{REFDO} training range

The MRS command to nonMRS command delay, ^tMOD, is required for the DRAM to update features, except for those noted in note 2 in figure below where the individual function descriptions may specify a different requirement. ^tMOD is the minimum time required from an MRS command to a nonMRS command, excluding DES, as shown in the ^tMOD Timing figure.

Figure 17: ^tMOD Timing

Notes: 1. This timing diagram depicts CA parity mode "disabled" case.

- 2. ^tMOD applies to all MRS commands with the following exceptions:
	- DLL enable, DLL RESET, Gear-down mode

VREFDO training value, internal VREF training monitor, VREFDQ training mode, and VREFDQ training range Maximum power savings mode, Per-DRAM addressability mode, and CA parity latency mode

The mode register contents can be changed using the same command and timing requirements during normal operation as long as the device is in idle state; that is, all banks are in the precharged state with ^tRP satisfied, all data bursts are completed, and CKE is HIGH prior to writing into the mode register. If the $R_{TT(NOM)}$ feature is enabled in the mode register prior to and/or after an MRS command, the ODT signal must continuously be registered LOW, ensuring R_{TT} is in an off state prior to the MRS command. The ODT signal may be registered HIGH after ^tMOD has expired. If the $R_{TT(NOM)}$ feature is disabled in the mode register prior to and after an MRS command, the ODT signal can be registered either LOW or HIGH before, during, and after the MRS command. The mode registers are divided into various fields depending on functionality and modes.

In some mode register setting cases, function updating takes longer than ^tMOD. This type of MRS does not apply ^tMOD timing to the next valid command, excluding DES. These MRS command input cases have unique MR setting procedures, so refer to individual function descriptions.

Mode register 0 (MR0) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR0 is written by issuing the MRS command while controlling the states of the BG*x*, BA*x*, and A*x* address pins. The mapping of address pins during the MRS command is shown in the following MR0 Register Definition table.

Table 6: Address Pin Mapping

Note: 1. RAS_n, CAS_n, and WE_n must be LOW during MODE REGISTER SET command.

Table 7: MR0 Register Definition

Notes: 1. Not allowed when 1/4 rate gear-down mode is enabled.

2. If WR requirement exceeds 28 clocks or RTP exceeds 14 clocks, WR should be set to 28 clocks and RTP should be set to 14 clocks.

Burst Length, Type, and Order

Accesses within a given burst may be programmed to sequential or interleaved order. The ordering of accesses within a burst is determined by the burst length, burst type, and the starting column address as shown in the following table. Burst length options include fixed BC4, fixed BL8, and on-the-fly (OTF), which allows BC4 or BL8 to be selected coincidentally with the registration of a READ or WRITE command via A12/BC_n.

Table 8: Burst Type and Burst Order

Notes: 1. 0...7 bit number is the value of CA[2:0] that causes this bit to be the first read during a burst.

- 2. When setting burst length to BC4 (fixed) in MR0, the internal WRITE operation starts two clock cycles earlier than for the BL8 mode, meaning the starting point for ^tWR and ^tWTR will be pulled in by two clocks. When setting burst length to OTF in MR0, the internal WRITE operation starts at the same time as a BL8 (even if BC4 was selected during column time using A12/BC4_n) meaning that if the OTF MR0 setting is used, the starting point for ^tWR and ^tWTR will not be pulled in by two clocks as described in the BC4 (fixed) case.
- 3. T = Output driver for data and strobes are in High-Z. $V =$ Valid logic level (0 or 1), but respective buffer input ignores level on input pins. X = "Don't Care."
- 4. Note 1 applies to the entire table

CAS Latency

The CAS latency (CL) setting is defined in the MR0 Register Definition table. CAS latency is the delay, in clock cycles, between the internal READ command and the availability of the first bit of output data. The device does not support half-clock latencies. The overall read latency (RL) is defined as additive latency $(AL) + CAS$ latency (CL) : $RL = AL + CL$.

Test Mode

The normal operating mode is selected by MR0[7] and all other bits set to the desired values shown in the MR0 Register Definition table. Programming MR0[7] to a value of 1 places the device into a DRAM manufacturer-defined test mode to be used only by the manufacturer, not by the end user. No operations or functionality is specified if $MR0[7] = 1$.

Write Recovery (WR)/READ-to-PRECHARGE

The programmed write recovery (WR) value is used for the auto precharge feature along with ^tRP to determine ^tDAL. WR for auto precharge (MIN) in clock cycles is calculated by dividing ^tWR (in ns) by ^tCK (in ns) and rounding to the next integer using the rounding algorithms found in the Converting Time-Based Specifications to Clock-Based Requirements section. The WR value must be programmed to be equal to or larger than ^tWR (MIN). When both DM and write CRC are enabled in the mode register, the device calculates CRC before sending the write data into the array; ^tWR values will change when enabled. If there is a CRC error, the device blocks the WRITE operation and discards the data.

Internal READ-to-PRECHARGE (RTP) command delay for auto precharge (MIN) in clock cycles is calculated by dividing RTP (in ns) by ^tCK (in ns) and rounding to the next integer using the rounding algorithms found in the Converting Time-Based Specifications to Clock-Based Requirements section. The RTP value in the mode register must be programmed to be equal to or larger than RTP (MIN). The programmed RTP value is used with ^tRP to determine the ACT timing to the same bank.

DLL RESET

The DLL reset bit is self-clearing, meaning that it returns to the value of 0 after the DLL RESET function has been issued. After the DLL is enabled, a subsequent DLL RESET should be applied. Any time the DLL RESET function is used, ^tDLLK must be met before functions requiring the DLL can be used. Such as READ commands or synchronous ODT operations, for example.

Mode register 1 (MR1) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR1 is written by issuing the MRS command while controlling the states of the BG*x*, BA*x*, and A*x* address pins. The mapping of address pins during the MRS command is shown in the following MR1 Register Definition table.

Table 9: Address Pin Mapping

Note: 1. RAS_n, CAS_n, and WE_n must be LOW during MODE REGISTER SET command.

Table 10: MR1 Register Definition

Table 10: MR1 Register Definition (Continued)

Note: 1. Not allowed when 1/4 rate gear-down mode is enabled.

DLL Enable/DLL Disable

The DLL must be enabled for normal operation and is required during power-up initialization and upon returning to normal operation after having the DLL disabled. During normal operation (DLL enabled with MR1[0]) the DLL is automatically disabled when entering the SELF REFRESH operation and is automatically re-enabled upon exit of the SELF REFRESH operation. Any time the DLL is enabled and subsequently reset, tDLLK clock cycles must occur before a READ or SYNCHRONOUS ODT command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the tDQSCK, tAON, or ^tAOF parameters.

During ^tDLLK, CKE must continuously be registered HIGH. The device does not require DLL for any WRITE operation, except when $R_{TT(WR)}$ is enabled and the DLL is required for proper ODT operation.

The direct ODT feature is not supported during DLL off mode. The ODT resistors must be disabled by continuously registering the ODT pin LOW and/or by programming the $R_{TT(NOM)}$ bits MR1[9,6,2] = 000 via an MRS command during DLL off mode.

The dynamic ODT feature is not supported in DLL off mode; to disable dynamic ODT externally, use the MRS command to set $R_{TT(WR)}$, MR2[10:9] = 00.

Output Driver Impedance Control

The output driver impedance of the device is selected by MR1[2,1], as shown in the MR1 Register Definition table.

ODT R_{TT(NOM)} Values

The device is capable of providing three different termination values: $R_{TT(Park)}$, $R_{TT(NOM)}$, and $R_{TT(WR)}$. The nominal termination value, $R_{TT(NOM)}$, is programmed in MR1. A separate value, $R_{TT(WR)}$, may be

programmed in MR2 to enable a unique R_{TT} value when ODT is enabled during WRITE operations. The ${\rm R_{TT(WR)}}$ value can be applied during WRITE commands even when ${\rm R_{TT(NOM)}}$ is disabled. A third ${\rm R_{TT}}$ value, ${\rm R_{TT(Park)}}$, is programed in MR5. ${\rm R_{TT(Park)}}$ provides a termination value when the ODT signal is LOW.

Additive Latency

The ADDITIVE LATENCY (AL) operation is supported to make command and data buses efficient for sustainable bandwidths in the device. In this operation, the device allows a READ or WRITE command (either with or without auto precharge) to be issued immediately after the ACTIVATE command. The command is held for the time of AL before it is issued inside the device. READ latency (RL) is controlled by the sum of the AL and CAS latency (CL) register settings. WRITE latency (WL) is controlled by the sum of the AL and CAS WRITE latency (CWL) register settings.

Table 11: Additive Latency (AL) Settings

Note: 1. AL has a value of CL - 1 or CL - 2 based on the CL values programmed in the MR0 register.

Rx CTLE Control

The Mode Register for Rx CTLE Control MR1[A13,A6,A5] is vendor specific. Since CTLE circuits can not be typically bypassed a disable option is not provided. Instead, a vendor optimized setting is given. It should be noted that the settings are not specifically linear in relationship to the vendor optimized setting, so the host may opt to instead walk through all the provided options and use the setting that works best in their environment.

Write Leveling

For better signal integrity, the device uses fly-by topology for the commands, addresses, control signals, and clocks. Fly-by topology benefits from a reduced number of stubs and their lengths, but it causes flight-time skew between clock and strobe at every DRAM on the DIMM. This makes it difficult for the controller to maintain ^tDQSS, ^tDSS, and ^tDSH specifications. Therefore, the device supports a write leveling feature that allows the controller to compensate for skew.

Output Disable

The device outputs may be enabled/disabled by MR1[12] as shown in the MR1 Register Definition table. When MR1^[12] is enabled $(MR1[12] = 1)$ all output pins (such as DO and DOS) are disconnected from the device, which removes any loading of the output drivers. For example, this feature may be useful when measuring module power. For normal operation, set MR1[12] to 0.

Termination Data Strobe

Termination data strobe (TDQS) is a feature of the x8 device and provides additional termination resistance outputs that may be useful in some system configurations. Because this function is available only in a x8 configuration, it must be disabled for x4 and x16 configurations.

While TDQS is not supported in x4 or x16 configurations, the same termination resistance function that is applied to the TDQS pins is applied to the DQS pins when enabled via the mode register.

The TDQS, DBI, and DATA MASK (DM) functions share the same pin. When the TDQS function is enabled via the mode register, the DM and DBI functions are not supported. When the TDQS function is disabled, the DM and DBI functions can be enabled separately.

Table 12: TDQS Function Matrix

Mode register 2 (MR2) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR2 is written by issuing the MRS command while controlling the states of the BG*x*, BA*x*, and A*x* address pins. The mapping of address pins during the MRS command is shown in the following MR2 Register Definition table.

Table 13: Address Pin Mapping

Note: 1. RAS_n, CAS_n, and WE_n must be LOW during MODE REGISTER SET command.

Table 14: MR2 Register Definition

Note: 1. Not allowed when 1/4 rate gear-down mode is enabled.

CAS WRITE Latency

CAS WRITE latency (CWL) is defined by MR2[5:3] as shown in the MR2 Register Definition table. CWL is the delay, in clock cycles, between the internal WRITE command and the availability of the first bit of input data. The device does not support any half-clock latencies. The overall WRITE latency (WL) is defined as additive latency (AL) + parity latency (PL) + CAS WRITE latency (CWL): WL = AL +PL + CWL.

Low-Power Auto Self Refresh

Low-power auto self refresh (LPASR) is supported in the device. Applications requiring SELF REFRESH operation over different temperature ranges can use this feature to optimize the I_{DDE} current for a given temperature range as specified in the MR2 Register Definition table.

Dynamic ODT

In certain applications and to further enhance signal integrity on the data bus, it is desirable to change the termination strength of the device without issuing an MRS command. This may be done by configuring the dynamic ODT ($R_{TT(WR)}$) settings in MR2[11:9]. In write leveling mode, only $R_{TT(NOM)}$ is available.

Write Cyclic Redundancy Check Data Bus

The write cyclic redundancy check (CRC) data bus feature during writes has been added to the device. When enabled via the mode register, the data transfer size goes from the normal 8-bit (BL8) frame to a larger 10-bit UI frame, and the extra two UIs are used for the CRC information.

Mode register 3 (MR3) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR3 is written by issuing the MRS command while controlling the states of the BG*x*, BA*x*, and A*x* address pins. The mapping of address pins during the MRS command is shown in the following MR3 Register Definition table.

Table 15: Address Pin Mapping

Note: 1. RAS_n, CAS_n, and WE_n must be LOW during MODE REGISTER SET command.

Table 16: MR3 Register Definition

Multipurpose Register

The multipurpose register (MPR) is used for several features:

- Readout of the contents of the MR*n* registers
- WRITE and READ system patterns used for data bus calibration
- Readout of the error frame when the command address parity feature is enabled

To enable MPR, issue an MRS command to MR3[2] = 1. MR3[12:11] define the format of read data from the MPR. Prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and tRP met). After MPR is enabled, any subsequent RD or RDA commands will be redirected to a specific mode register.

The mode register location is specified with the READ command using address bits. The MR is split into upper and lower halves to align with a burst length limitation of 8. Power-down mode, SELF REFRESH, and any other nonRD/RDA or nonWR/WRA commands are not allowed during MPR mode. The RESET function is supported during MPR mode, which requires device re-initialization.

WRITE Command Latency When CRC/DM is Enabled

The WRITE command latency (WCL) must be set when both write CRC and DM are enabled for write CRC persistent mode. This provides the extra time required when completing a WRITE burst when write CRC and DM are enabled. This means at data rates less than or equal to 1600 MT/s then 4nCK is used, 5nCK or 6nCK are not allowed; at data rates greater than 1600 MT/s and less than or equal to 2666 MT/s then 5nCK is used, 4nCK or 6nCK are not allowed; and at data rates greater than 2666 MT/s and less than or equal to 3200 MT/s then 6nCK is used; 4nCK or 5nCK are not allowed.

Fine Granularity Refresh Mode

This mode had been added to DDR4 to help combat the performance penalty due to refresh lockout at high densities. Shortening tRFC and decreasing cycle time allows more accesses to the chip and allows for increased scheduling flexibility.

Temperature Sensor Status

This mode directs the DRAM to update the temperature sensor status at MPR Page 2, MPR0 [4,3]. The temperature sensor setting should be updated within 32ms; when an MPR read of the temperature sensor status bits occurs, the temperature sensor status should be no older than 32ms.

Per-DRAM Addressability

This mode allows commands to be masked on a per device basis providing any device in a rank (devices sharing the same command and address signals) to be programmed individually. As an example, this feature can be used to program different ODT or V_{RFE} values on DRAM devices within a given rank.

Gear-Down Mode

The device defaults in 1/2 rate (1N) clock mode and uses a low frequency MRS command followed by a sync pulse to align the proper clock edge for operating the control lines CS_n, CKE, and ODT when in 1/4 rate (2N) mode. For operation in 1/2 rate mode, no MRS command or sync pulse is required.

Mode register 4 (MR4) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR4 is written by issuing the MRS command while controlling the states of the BG*x*, BA*x*, and A*x* address pins. The mapping of address pins during the MRS command is shown in the following MR4 Register Definition table.

Table 17: Address Pin Mapping

Note: 1. RAS_n, CAS_n, and WE_n must be LOW during MODE REGISTER SET (MRS) command.

Table 18: MR4 Register Definition

Table 18: MR4 Register Definition (Continued)

Note: 1. Not allowed when 1/4 rate gear-down mode is enabled.

Hard Post Package Repair Mode

The hard post package repair (hPPR) mode feature is JEDEC optional for 4Gb DDR4 memories. Performing an MPR read to page 2 MPR0 [7] indicates whether hPPR mode is available (A7 = 1) or not available (A7 = 0). hPPR mode provides a simple and easy repair method of the device after placed in the system. One row per bank can be repaired. The repair process is irrevocable so great care should be exercised when using.

Soft Post Package Repair Mode

The soft post package repair (sPPR) mode feature is JEDEC optional for 4Gb and 8Gb DDR4 memories. Performing an MPR read to page 2 MPR0 [6] indicates whether sPPR mode is available (A6 $= 1$) or not available (A6 = 0). sPPR mode provides a simple and easy repair method of the device after placed in the system. One row per bank can be repaired. The repair process is revocable by either doing a reset or power-down or by rewriting a new address in the same bank.

WRITE Preamble

Programmable WRITE preamble, 'WPRE, can be set to 1^tCK or 2^tCK via the MR4 register. The 1^tCK setting is similar to DDR3. However, when operating in 2tCK WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable ^tCK range.

When operating in 2^tCK WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable ^tCK range. Some even settings will require addition of 2 clocks. If the alternate longer CWL was used, the additional clocks will not be required.

READ Preamble

Programmable READ preamble ^tRPRE can be set to 1^tCK or 2^tCK via the MR4 register. Both the 1^tCK and 2tCK DDR4 preamble settings are different from that defined for the DDR3 SDRAM. Both DDR4 READ preamble settings may require the memory controller to train (or read level) its data strobe receivers using the READ preamble training.

READ Preamble Training

Programmable READ preamble training can be set to $1^{\text{t}}CK$ or $2^{\text{t}}CK$. This mode can be used by the memory controller to train or READ level its data strobe receivers.

Temperature-Controlled Refresh

When temperature-controlled refresh mode is enabled, the device may adjust the internal refresh period to be longer than ^tREFI of the normal temperature range by skipping external REFRESH commands with the proper gear ratio. For example, the DRAM temperature sensor detected less than 45°C. Normal temperature mode covers the range of –40°C to 85°C, while the extended temperature range covers –40°C to 125°C.

Command Address Latency

COMMAND ADDRESS LATENCY (CAL) is a power savings feature and can be enabled or disabled via the MRS setting. CAL is defined as the delay in clock cycles (^tCAL) between a CS n registered LOW and its corresponding registered command and address. The value of CAL (in clocks) must be programmed into the mode register and is based on the roundup (in clocks) of $[^tCK(ns)/^tCAL(ns)]$.

Internal V_{REF} Monitor

The device generates its own internal V_{REFDO} . This mode may be enabled during V_{REFDO} training, and when enabled, $V_{REFtime\text{-}short}$ and $V_{REFtime\text{-}long}$ need to be increased by 10ns if DQ0, DQ1, DQ2, or DQ3 have 0pF loading. An additional 15ns per pF of loading is also needed.

Maximum Power Savings Mode

This mode provides the lowest power mode where data retention is not required. When the device is in the maximum power saving mode, it does not need to guarantee data retention or respond to any external command (except the MAXIMUM POWER SAVING MODE EXIT command and during the assertion of RESET n signal LOW).

MBIST-PPR

This mode is JEDEC optional and allows for a self-contained DRAM test and repair. Please refer to the Features list on page 1 for a list of die revisions that support MBIST-PPR.

Mode register 5 (MR5) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR5 is written by issuing the MRS command while controlling the states of the BG*x*, BA*x*, and A*x* address pins. The mapping of address pins during the MRS command is shown in the following MR5 Register Definition table.

Table 19: Address Pin Mapping

Note: 1. RAS_n, CAS_n, and WE_n must be LOW during MODE REGISTER SET command.

Table 20: MR5 Register Definition

Note: 1. Not allowed when 1/4 rate gear-down mode is enabled.

Data Bus Inversion

The DATA BUS INVERSION (DBI) function has been added to the device and is supported only for x8 and x16 configurations (x4 is not supported). The DBI function shares a common pin with the DM and TDQS functions. The DBI function applies to both READ and WRITE operations; Write DBI cannot be enabled at the same time the DM function is enabled. Refer to the TDQS Function Matrix table for valid configurations for all three functions (TDQS/DM/DBI). DBI is not allowed during MPR READ operation; during an MPR read, the DRAM ignores the read DBI enable setting in MR5 bit A12.

DBI is not supported for 3DS devices and should be disabled in MR5.

Data Mask

The DATA MASK (DM) function, also described as a partial write, has been added to the device and is supported only for x8 and x16 configurations (x4 is not supported). The DM function shares a common pin with the DBI and TDQS functions. The DM function applies only to WRITE operations and cannot be enabled at the same time the write DBI function is enabled. Refer to the TDQS Function Matrix table for valid configurations for all three functions (TDQS/DM/DBI).

CA Parity Persistent Error Mode

Normal CA parity mode (CA parity persistent mode disabled) no longer performs CA parity checking while the parity error status bit remains set at 1. However, with CA parity persistent mode enabled, CA parity checking continues to be performed when the parity error status bit is set to a 1.

ODT Input Buffer for Power-Down

This feature determines whether the ODT input buffer is on or off during power-down. If the input buffer is configured to be on (enabled during power-down), the ODT input signal must be at a valid logic level. If the input buffer is configured to be off (disabled during power-down), the ODT input signal may be floating and the device does not provide $R_{TT(NOM)}$ termination. However, the device may provide $R_{TT(Park)}$ termination depending on the MR settings. This is primarily for additional power savings.

CA Parity Error Status

The device will set the error status bit to 1 upon detecting a parity error. The parity error status bit remains set at 1 until the device controller clears it explicitly using an MRS command.

CRC Error Status

The device will set the error status bit to 1 upon detecting a CRC error. The CRC error status bit remains set at 1 until the device controller clears it explicitly using an MRS command.

CA Parity Latency Mode

CA parity is enabled when a latency value, dependent on ^tCK, is programmed; this accounts for parity calculation delay internal to the device. The normal state of CA parity is to be disabled. If CA parity is enabled, the device must ensure there are no parity errors before executing the command. CA parity signal (PAR) covers ACT, n, RAS, n/A16, CAS, n/A15, WE, n/A14, and the address bus including bank address and bank group bits. The control signals CKE, ODT, and CS_n are not included in the parity calculation.

Mode register 6 (MR6) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR6 is written by issuing the MRS command while controlling the states of the BG*x*, BA*x*, and A*x* address pins. The mapping of address pins during the MRS command is shown in the following MR6 Register Definition table.

Table 21: Address Pin Mapping

Note: 1. RAS_n, CAS_n, and WE_n must be LOW during MODE REGISTER SET command.

Table 22: MR6 Register Definition

Table 22: MR6 Register Definition (Continued)

Data Rate Programming

The device controller must program the correct data rate according to the operating frequency.

VREFDO Calibration Enable

 V_{REFDQ} calibration is where the device internally generates its own V_{REFDQ} to be used by the DQ input receivers. The V_{REFDQ} value will be output on any DQ of DQ[3:0] for evaluation only. The device controller is responsible for setting and calibrating the internal V_{REFDO} level using an MRS protocol (adjust up, adjust down, and so on). It is assumed that the controller will use a series of writes and reads in conjunction with V_{REFDO} adjustments to optimize and verify the data eye. Enabling V_{REFDO} calibration must be used whenever values are being written to the MR6[6:0] register.

V_{REFDO} Calibration Range

The device defines two V_{REFDO} calibration ranges: Range 1 and Range 2. Range 1 supports V_{REFDO} between 60% and 92% of $\rm V_{DDQ}$ while Range 2 supports $\rm V_{REFDQ}$ between 45% and 77% of $\rm V_{DDQ}$, as seen in V_{REFDO} Specification table. Although not a restriction, Range 1 was targeted for module-based designs and Range 2 was added to target point-to-point designs.

V_{REFDO} Calibration Value

Fifty settings provide approximately 0.65% of granularity steps sizes for both Range 1 and Range 2 of V_{REFDO} , as seen in V_{REFDO} Range and Levels table in the V_{REFDO} Calibration section.

Truth Tables

Table 23: Truth Table – Command

64

Table 23: Truth Table – Command (Continued)

• BG = Bank group address

• BA = Bank address

• RA = Row address

• CA = Column address

• BC_n = Burst chop

- X = "Don't Care"
- V = Valid
- 2. All DDR4 SDRAM commands are defined by states of CS_n, ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, and CKE at the rising edge of the clock. The MSB of BG, BA, RA, and CA are device density- and configuration-dependent. When ACT_n = H, pins RAS_n/A16, CAS_n/A15, and WE_n/A14are used as command pins RAS_n, CAS_n, and WE_n, respectively. When ACT_n = L, pins RAS_n/A16, CAS_n/A15, and WE_n/A14 are used as address pins A16, A15, and A14, respectively.
- 3. RESET_n is enabled LOW and is used only for asynchronous reset and must be maintained HIGH during any function.
- 4. Bank group addresses (BG) and bank addresses (BA) determine which bank within a bank group is being operated upon. For MRS commands, theBG and BA selects the specific mode register location.
- 5. V means HIGH or LOW (but a defined logic level), and X means either defined or undefined (such as floating) logic level.
- 6. READ or WRITE bursts cannot be terminated or interrupted, and fixed/on-the-fly (OTF) BL will be defined by MRS.
- 7. During an MRS command, A17 is RFU and is device density- and configuration-dependent.

2016 Micron Technology, Inc.. All rights reserved.

WICFON

- 8. The state of ODT does not affect the states described in this table. The ODT function is not available during self refresh.
- 9. V_{PP} and V_{REF} (V_{REFCA}) must be maintained during SELF REFRESH operation.
- 10. Refer to the Truth Table CKE table for more details about CKE transition.
- 11. Controller guarantees self refresh exit to be synchronous. DRAM implementation has the choice of either synchronous or asynchronous.
- 12. The NO OPERATION (NOP) command may be used only when exiting maximum power saving mode or when entering gear-down mode.
- 13. The NOP command may not be used in place of the DESELECT command.
- 14. The power-down mode does not perform any REFRESH operation.
- 15. Notes 1–5 apply to the entire table; Note 6 applies to all READ/WRITE commands

Table 24: Truth Table – CKE

Notes: 1. Current state is defined as the state of the DDR4 SDRAM immediately prior to clock edge n.

- 2. CKE (n) is the logic state of CKE at clock edge n; CKE (n-1) was the state of CKE at the previous clock edge.
- 3. COMMAND (n) is the command registered at clock edge n, and ACTION (n) is a result of COMMAND (n); ODT is not included here.
- 4. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 5. The state of ODT does not affect the states described in this table. The ODT function is not available during self refresh.
- 6. During any CKE transition (registration of CKE H->L or CKE H->L), the CKE level must be maintained until 1 nCK prior to ^tCKE (MIN) being satisfied (at which time CKE may transition again).
- 7. DESELECT and NOP are defined in the Truth Table Command table.
- 8. For power-down entry and exit parameters, see the Power-Down Modes section.
- 9. CKE LOW is allowed only if ^tMRD and ^tMOD are satisfied.
- 10. The power-down mode does not perform any REFRESH operations.
- 11. $X = "Don't Care"$ (including floating around V_{REF}) in self refresh and power-down. X also applies to address pins.
- 12. The DESELECT command is the only valid command for power-down entry and exit.
- 13. V_{PP} and V_{REFCA} must be maintained during SELF REFRESH operation.
- 14. On self refresh exit, the DESELECT command must be issued on every clock edge occurring during the ^tXS period. READ or ODT commands may be issued only after ^tXSDLL is satisfied.
- 15. The DESELECT command is the only valid command for self refresh exit.
- 16. Self refresh cannot be entered during READ or WRITE operations. For a detailed list of restrictions see the SELF REFRESH Operation and Power-Down Modes sections.
- 17. If all banks are closed at the conclusion of the READ, WRITE, or PRECHARGE command, then precharge powerdown is entered; otherwise, active power-down is entered.
- 18. Idle state is defined as all banks are closed (^tRP, ^tDAL, and so on, satisfied), no data bursts are in progress, CKE is HIGH, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, and so on), as well as all self refresh exit and power-down exit parameters are satisfied (^tXS, ^tXP, ^tXSDLL, and so on).
- 19. Self refresh mode can be entered only from the all banks idle state.
- 20. For more details about all signals, see the Truth Table Command table; must be a legal command as defined in the table.
- 21. Notes 1–7, 9, and 20 apply to the entire table

NOP Command

The NO OPERATION (NOP) command was originally used to instruct the selected DDR4 SDRAM to perform a NOP (CS_n = LOW and ACT_n, RAS_n/A16, CAS_n/A15, and WE_n/A14 = HIGH). This prevented unwanted commands from being registered during idle or wait states. NOP command general support has been removed and the command should not be used unless specifically allowed, which is when exiting maximum power-saving mode or when entering gear-down mode.

DESELECT Command

The deselect function (CS_n HIGH) prevents new commands from being executed; therefore, with this command, the device is effectively deselected. Operations already in progress are not affected.

DLL-Off Mode

DLL-off mode is entered by setting MR1 bit A0 to 0, which will disable the DLL for subsequent operations until the A0 bit is set back to 1. The MR1 A0 bit for DLL control can be switched either during initialization or during self refresh mode. Refer to the Input Clock Frequency Change section for more details.

The maximum clock frequency for DLL-off mode is specified by the parameter ^tCKDLL_OFF.

Due to latency counter and timing restrictions, only one CL value and CWL value (in MR0 and MR2 respectively) are supported. The DLL-off mode is only required to support setting both $CL = 10$ and $CWL = 9$.

DLL-off mode will affect the read data clock-to-data strobe relationship (^tDOSCK), but not the data strobe-to-data relationship (^tDOSO, ^tOH). Special attention is needed to line up read data to the controller time domain.

Compared with DLL-on mode, where ^tDQSCK starts from the rising clock edge (AL + CL) cycles after the READ command, the DLL-off mode ^tDOSCK starts $(AL + CL - 1)$ cycles after the READ command. Another difference is that ^tDOSCK may not be small compared to ^tCK (it might even be larger than ^tCK), and the difference between ^tDOSCK (MIN) and ^tDOSCK (MAX) is significantly larger than in DLL-on mode. The ^tDOSCK (DLL-off) values are undefined and the user is responsible for training to the data-eye.

The timing relations on DLL-off mode READ operation are shown in the following diagram, where CL $= 10$, AL = 0, and BL = 8.

Figure 18: DLL-Off Mode Read Timing Operation

DLL-On/Off Switching Procedures

The DLL-off mode is entered by setting MR1 bit A0 to 0; this will disable the DLL for subsequent operations until the A0 bit is set back to 1.

DLL Switch Sequence from DLL-On to DLL-Off

To switch from DLL-on to DLL-off requires the frequency to be changed during self refresh, as outlined in the following procedure:

- 1. Starting from the idle state (all banks pre-charged, all timings fulfilled, and, to disable the DLL, the DRAM on-die termination resistors, $R_{TT(NOM)}$, must be in High-Z before MRS to MR1.)
- 2. Set MR1 bit A0 to 1 to disable the DLL.
- 3. Wait tMOD.
- 4. Enter self refresh mode; wait until ^tCKSRE/^tCKSRE_PAR is satisfied.
- 5. Change frequency, following the guidelines in the Input Clock Frequency Change section.
- 6. Wait until a stable clock is available for at least ^tCKSRX at device inputs.
- 7. Starting with the SELF REFRESH EXIT command, CKE must continuously be registered HIGH until all tMOD timings from any MRS command are satisfied. In addition, if any ODT features were enabled in the mode registers when self refresh mode was entered, the ODT signal must continuously be registered LOW until all ^tMOD timings from any MRS command are satisfied. If $R_{TT(NOM)}$ was disabled in the mode registers when self refresh mode was entered, the ODT signal is "Don't Care."
- 8. Wait XS FAST, XS ABORT, or XS, and then set mode registers with appropriate values (an update of CL, CWL, and WR may be necessary; a ZQCL command can also be issued after tXS_FAST).
	- ^tXS_FAST: ZQCL, ZQCS, and MRS commands. For MRS commands, only CL and WR/RTP registers in MR0, the CWL register in MR2, and gear-down mode in MR3 may be accessed provided the device is not in per-DRAM addressability mode. Access to other device mode registers must satisfy tXS timing.
	- ^tXS_ABORT: If MR4 [9] is enabled, then the device aborts any ongoing refresh and does not increment the refresh counter. The controller can issue a valid command after a delay of ^tXS_ABORT. Upon exiting from self refresh, the device requires a minimum of one extra REFRESH command before it is put back into self refresh mode. This requirement remains the same regardless of the MRS bit setting for self refresh abort.
	- ^tXS: ACT, PRE, PREA, REF, SRE, PDE, WR, WRS4, WRS8, WRA, WRAS4, WRAS8, RD, RDS4, RDS8, RDA, RDAS4, and RDAS8.
- 9. Wait ^tMOD to complete.

The device is ready for the next command.

Notes: 1. Starting in the idle state. R_{TT} in stable state.

- 2. Disable DLL by setting MR1 bit A0 to 0.
- 3. Enter SR.
- 4. Change frequency.
- 5. Clock must be stable ^tCKSRX.
- 6. Exit SR.

7. Update mode registers allowed with DLL-off settings met.

DLL-Off to DLL-On Procedure

To switch from DLL-off to DLL-on (with required frequency change) during self refresh:

- 1. Starting from the idle state (all banks pre-charged, all timings fulfilled, and DRAM ODT resistors $(R_{TT(NOM)})$ must be in High-Z before self refresh mode is entered.)
- 2. Enter self refresh mode; wait until ^tCKSRE/^tCKSRE_PAR are satisfied.
- 3. Change frequency (following the guidelines in the Input Clock Frequency Change section).
- 4. Wait until a stable clock is available for at least ^tCKSRX at device inputs.
- 5. Starting with the SELF REFRESH EXIT command, CKE must continuously be registered HIGH until ^tDLLK timing from the subsequent DLL RESET command is satisfied. In addition, if any ODT features were enabled in the mode registers when self refresh mode was entered, the ODT signal must continuously be registered LOW or HIGH until tDLLK timing from the subsequent DLL RESET command is satisfied. If $R_{TT(NOM)}$ disabled in the mode registers when self refresh mode was entered, the ODT signal is "Don't Care."
- 6. Wait tXS or tXS_ABORT, depending on bit 9 in MR4, then set MR1 bit A0 to 0 to enable the DLL.
- 7. Wait tMRD, then set MR0 bit A8 to 1 to start DLL reset.
- 8. Wait ^tMRD, then set mode registers with appropriate values; an update of CL, CWL, and WR may be necessary. After ^tMOD is satisfied from any proceeding MRS command, a ZQCL command can also be issued during or after ^tDLLK.
- 9. Wait for tMOD to complete. Remember to wait tDLLK after DLL RESET before applying any command requiring a locked DLL. In addition, wait for tZQoper in case a ZQCL command was issued.

The device is ready for the next command.

Figure 20: DLL Switch Sequence from DLL-Off to DLL-On

Notes: 1. Starting in the idle state.

- 2. Enter SR.
- 3. Change frequency.
- 4. Clock must be stable ^tCKSRX.
- 5. Exit SR.
- 6. Set DLL to on by setting MR1 to $AO = 0$.
- 7. Update mode registers.
- 8. Issue any valid command.

Input Clock Frequency Change

After the device is initialized, it requires the clock to be stable during almost all states of normal operation. This means that after the clock frequency has been set and is in the stable state, the clock period is not allowed to deviate except for what is allowed by the clock jitter and spread spectrum clocking (SSC) specifications. The input clock frequency can be changed from one stable clock rate to another stable clock rate only when in self refresh mode. Outside of self refresh mode, it is illegal to change the clock frequency.

After the device has been successfully placed in self refresh mode and ^tCKSRE/^tCKSRE_PAR have been satisfied, the state of the clock becomes a "Don't Care." Following a "Don't Care," changing the clock frequency is permissible, provided the new clock frequency is stable prior to ^tCKSRX. When entering and exiting self refresh mode for the sole purpose of changing the clock frequency, the self refresh entry and exit specifications must still be met as outlined in SELF REFRESH Operation.

For the new clock frequency, additional MRS commands to MR0, MR2, MR3, MR4, MR5, and MR6 may need to be issued to program appropriate CL, CWL, gear-down mode, READ and WRITE preamble, Command Address Latency, and data rate values.

When the clock rate is being increased (faster), the MR settings that require additional clocks should be updated prior to the clock rate being increased. In particular, the PL latency must be disabled when the clock rate changes, ie. while in self refresh mode. For example, if changing the clock rate

from DDR4-2133 to DDR4-2933 with CA parity mode enabled, MR5[2:0] must first change from $PL = 4$ to PL = disable prior to PL = 6. The correct procedure would be to (1) change PL = 4 to disable via MR5 [2:0], (2) enter self refresh mode, (3) change clock rate from DDR4-2133 to DDR4-2933, (4) exit self refresh mode, (5) Enable CA parity mode setting $PL = 6$ vis MR5 [2:0].

If the MR settings that require additional clocks are updated after the clock rate has been increased, for example. after exiting self refresh mode, the required MR settings must be updated prior to removing the DRAM from the IDLE state, unless the DRAM is RESET. If the DRAM leaves the IDLE state to enter self refresh mode or ZQ Calibration, the updating of the required MR settings may be deferred to the next time the DRAM enters the IDLE state.

If MR6 is issued prior to self refresh entry for the new data rate value, DLL will relock automatically at self refresh exit. However, if MR6 is issued after self refresh entry, MR0 must be issued to reset the DLL.

The device input clock frequency can change only within the minimum and maximum operating frequency specified for the particular speed grade. Any frequency change below the minimum operating frequency would require the use of DLL-on mode to DLL-off mode transition sequence (see DLL-On/Off Switching Procedures).

Write Leveling

For better signal integrity, DDR4 memory modules use fly-by topology for the commands, addresses, control signals, and clocks. Fly-by topology has benefits from the reduced number of stubs and their length, but it also causes flight-time skew between clock and strobe at every DRAM on the DIMM. This makes it difficult for the controller to maintain ^tDQSS,^tDSS, and ^tDSH specifications. Therefore, the device supports a write leveling feature to allow the controller to compensate for skew. This feature may not be required under some system conditions, provided the host can maintain the ^tDQSS, tDSS, and tDSH specifications.

The memory controller can use the write leveling feature and feedback from the device to adjust the DQS (DQS_t, DQS_c) to CK (CK_t, CK_c) relationship. The memory controller involved in the leveling must have an adjustable delay setting on DQS to align the rising edge of DQS with that of the clock at the DRAM pin. The DRAM asynchronously feeds back CK, sampled with the rising edge of DQS, through the DQ bus. The controller repeatedly delays DQS until a transition from 0 to 1 is detected. The DQS delay established though this exercise would ensure the ^tDQSS specification. Besides ^tDQSS, ^tDSS and tDSH specifications also need to be fulfilled. One way to achieve this is to combine the actual ^tDQSS in the application with an appropriate duty cycle and jitter on the DQS signals. Depending on the actual ^tDQSS in the application, the actual values for ^tDQSL and ^tDQSH may have to be better than the absolute limits provided in the AC Timing Parameters section in order to satisfy ^tDSS and tDSH specifications. A conceptual timing of this scheme is shown below.

Figure 21: Write Leveling Concept, Example 1

DQS driven by the controller during leveling mode must be terminated by the DRAM based on the ranks populated. Similarly, the DQ bus driven by the DRAM must also be terminated at the controller.

All data bits carry the leveling feedback to the controller across the DRAM configurations: x4, x8, and x16. On a x16 device, both byte lanes should be leveled independently. Therefore, a separate feedback mechanism should be available for each byte lane. The upper data bits should provide the feedback of the upper diff_DQS(diff_UDQS)-to-clock relationship; the lower data bits would indicate the lower diff_DQS(diff_LDQS)-to-clock relationship.

The figure below is another representative way to view the write leveling procedure. Although it shows the clock varying to a static strobe, this is for illustrative purpose only; the clock does not actually change phase, the strobe is what actually varies. By issuing multiple WL bursts, the DQS strobe can be varied to capture with fair accuracy the time at which the clock edge arrives at the DRAM clock input buffer.

Figure 22: Write Leveling Concept, Example 2

DRAM Setting for Write Leveling and DRAM TERMINATION Function in that Mode

The DRAM enters into write leveling mode if A7 in MR1 is HIGH. When leveling is finished, the DRAM exits write leveling mode if A7 in MR1 is LOW (see the MR Leveling Procedures table). Note that in write leveling mode, only DQS terminations are activated and deactivated via the ODT pin, unlike normal operation (see DRAM DRAM TERMINATION Function in Leveling Mode table).

Table 25: MR Settings for Leveling Procedures

Table 26: DRAM TERMINATION Function in Leveling Mode

Notes: 1. In write leveling mode, with the mode's output buffer either disabled (MR1[bit7] = 1 and MR1[bit12] = 1) or with its output buffer enabled (MR1[bit7] = 1 and MR1[bit12] = 0), all R_{TT(NOM)} and R_{TT(Park)} settings are supported.

2. $R_{TT(WR)}$ is not allowed in write leveling mode and must be set to disable prior to entering write leveling mode.

Procedure Description

The memory controller initiates the leveling mode of all DRAM by setting bit 7 of MR1 to 1. When entering write leveling mode, the DQ pins are in undefined driving mode. During write leveling mode, only the DESELECT command is supported, other than MRS commands to change the Qoff bit (MR1[A12]) and to exit write leveling (MR1[A7]). Upon exiting write leveling mode, the MRS command performing the exit (MR1[A7] = 0) may also change the other MR1 bits. Because the controller levels one rank at a time, the output of other ranks must be disabled by setting MR1 bit A12 to 1. The controller may assert ODT after ^tMOD, at which time the DRAM is ready to accept the ODT signal, unless DODTLon or DODTLoff have been altered (the ODT internal pipe delay is increased when increasing WRITE latency [WL] or READ latency [RL] by the previous MR command), then ODT assertion should be delayed by DODTLon after 'MOD is satisfied, which means the delay is now ^tMOD + DODTLon.

The controller may drive DQS_t LOW and DQS_c HIGH after a delay of 'WLDQSEN, at which time the DRAM has applied ODT to these signals. After ^tDQSL and ^tWLMRD, the controller provides a single DQS_t, DQS_c edge, which is used by the DRAM to sample CK driven from the controller. tWLMRD (MAX) timing is controller dependent.

The DRAM samples CK status with the rising edge of DQS and provides feedback on all the DQ bits asynchronously after tWLO timing. There is a DQ output uncertainty of tWLOE defined to allow mismatch on DQ bits. The tWLOE period is defined from the transition of the earliest DQ bit to the corresponding transition of the latest DQ bit. There are no read strobes (DQS_t, DQS_c) needed for these DQs. The controller samples incoming DQ and either increments or decrements DQS delay setting and launches the next DQS pulse after some time, which is controller dependent. After a 0 to-1 transition is detected, the controller locks the DQS delay setting, and write leveling is achieved for the device. The following figure shows the timing diagram and parameters for the overall write leveling procedure.

Undefined Driving Mode \bigwedge Time Break \bigvee Don't Care

Notes: 1. The device drives leveling feedback on all DQs.

- 2. MRS: Load MR1 to enter write leveling mode.
- 3. diff_DQS is the differential data strobe. Timing reference points are the zero crossings. DQS_t is shown with a solid line; DQS c is shown with a dotted line.
- 4. CK_t is shown with a solid dark line; CK_c is shown with a dotted line.
- 5. DQS needs to fulfill minimum pulse width requirements, ^tDQSH (MIN) and ^tDQSL (MIN), as defined for regular WRITEs; the maximum pulse width is system dependent.
- 6. ^tWLDQSEN must be satisfied following equation when using ODT:
- DLL = Enable, then ^tWLDQSEN > tMOD (MIN) + DODTLon + tADC
- $DLL = D$ isable, then $^{\text{t}}$ WLDQSEN > $^{\text{t}}$ MOD (MIN) + $^{\text{t}}$ AONAS

Write Leveling Mode Exit

Write leveling mode should be exited as follows:

- 1. After the last rising strobe edge (see \sim T0), stop driving the strobe signals (see \sim Tc0). Note that from this point on, DQ pins are in undefined driving mode and will remain undefined, until tMOD after the respective MR command (Te1).
- 2. Drive ODT pin LOW ('IS must be satisfied) and continue registering LOW (see Tb0).
- 3. After R_{TT} is switched off, disable write leveling mode via the MRS command (see Tc2).
- 4. After tMOD is satisfied (Te1), any valid command can be registered. (MR commands can be issued after ^tMRD [Td1]).

Figure 24: Write Leveling Exit

Notes: 1. The DQ result = 1 between Ta0 and Tc0 is a result of the DQS signals capturing CK_t HIGH just after the T0 state. 2. See previous figure for specific ^tWLO timing.

Command Address Latency

DDR4 supports the command address latency (CAL) function as a power savings feature. This feature can be enabled or disabled via the MRS setting. CAL timing is defined as the delay in clock cycles (^tCAL) between a CS_n registered LOW and its corresponding registered command and address. The value of CAL in clocks must be programmed into the mode register (see MR1 Register Definition table) and is based on the ${}^tCAL(ns)/{}^tCK(ns)$ rounding algorithms found in the Converting Time-Based Specifications to Clock-Based Requirements section.

Figure 25: CAL Timing Definition

CAL gives the DRAM time to enable the command and address receivers before a command is issued. After the command and the address are latched, the receivers can be disabled if CS_n returns to HIGH. For consecutive commands, the DRAM will keep the command and address input receivers enabled for the duration of the command sequence.

Figure 26: CAL Timing Example (Consecutive CS_n = LOW)

When the CAL mode is enabled, additional time is required for the MRS command to complete. The earliest the next valid command can be issued is MOD CAL, which should be equal to $\text{MOD} + \text{CAL}$. The two following figures are examples.

Figure 27: CAL Enable Timing – tMOD_CAL

Note: 1. CAL mode is enabled at T1.

When the CAL mode is enabled or being enabled, the earliest the next MRS command can be issued is MRD_CAL is equal to $MOD + {}^{t}CAL$. The two following figures are examples.

Figure 30: tMRD_CAL, Mode Register Cycle Time With CAL Enabled

Note: 1. MRS at Ta1 may or may not modify CAL, ^tMRD_CAL is computed based on new ^tCAL setting if modified.

CAL Examples: Consecutive READ BL8 with two different CALs and 1^tCK preamble in different bank group shown in the following figures.

Notes: 1. BL = 8, AL = 0, CL = 11, CAL = 3, Preamble = 1^tCK.

- 2. D_{OUT} n = data-out from column n; D_{OUT} b = data-out from column b.
- 3. DES commands are shown for ease of illustration, other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during READ command at T3 and T7.
- 5. CA parity = Disable, CS to CA latency = Enable, Read DBI = Disable.
- 6. Enabling CAL mode does not impact ODT control timings. ODT control timings should be maintained with the same timing relationship relativeto the command/address bus as when CAL is disabled.

Figure 32: Consecutive READ BL8, CAL4, 1tCK Preamble, Different Bank Group

Notes: 1. BL = 8, AL = 0, CL = 11, CAL = 4, Preamble = 1^tCK.

- 2. D_{OUT} n = data-out from column n; D_{OUT} b = data-out from column b.
- 3. DES commands are shown for ease of illustration, other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during READ command at T4 and T8.
- 5. CA parity = Disable, CS to CA latency = Enable, Read DBI = Disable.
- 6. Enabling CAL mode does not impact ODT control timings. ODT control timings should be maintained with the same timing relationship relativeto the command/address bus as when CAL is disabled.

Cron

 \mathbf{S}

Micron Technology, Inc. reserves the right to change products or specifications without notice.

 \overline{z}

ves the right to change products or specifications without notice
ves the right to change products or specifications without notice 2016 Micron Technology, Inc.. All rights reserved.

Low-Power Auto Self Refresh Mode

An auto self refresh mode is provided for application ease. Auto self refresh mode is enabled by setting $MR2[6] = 1$ and $MR2[7] = 1$. The device will manage self refresh entry over the supported temperature range of the DRAM. In this mode, the device will change its self refresh rate as the DRAM operating temperature changes, going lower at low temperatures and higher at high temperatures.

Manual Self Refresh Mode

If auto self refresh mode is not enabled, the low-power auto self refresh mode register must be manually programmed to one of the three self refresh operating modes. This mode provides the flexibility to select a fixed self refresh operating mode at the entry of the self refresh, according to the system memory temperature conditions. The user is responsible for maintaining the required memory temperature condition for the mode selected during the SELF REFRESH operation. The user may change the selected mode after exiting self refresh and before entering the next self refresh. If the temperature condition is exceeded for the mode selected, there is a risk to data retention resulting in loss of data.

Figure 33: Auto Self Refresh Ranges

Multipurpose Register

The MULTIPURPOSE REGISTER (MPR) function, MPR access mode, is used to write/read specialized data to/from the DRAM. The MPR consists of four logical pages, MPR Page 0 through MPR Page 3, with each page having four 8-bit registers, MPR0 through MPR3. Page 0 can be read by any of three readout modes (serial, parallel, or staggered) while Pages 1, 2, and 3 can be read by only the serial readout mode. Page 3 is for DRAM vendor use only. MPR mode enable and page selection is done with MRS commands. Data bus inversion (DBI) is not allowed during MPR READ operation.

Once the MPR access mode is enabled $(MR3[2] = 1)$, only the following commands are allowed: MRS, RD, RDA WR, WRA, DES, REF, and RESET; RDA/WRA have the same functionality as RD/WR which means the auto precharge part of RDA/WRA is ignored. Power-down mode and SELF REFRESH command are not allowed during MPR enable mode. No other command can be issued within ^tRFC after a REF command has been issued; 1x refresh (only) is to be used during MPR access mode. While in MPR access mode, MPR read or write sequences must be completed prior to a REFRESH command.

Figure 34: MPR Block Diagram

Table 28: MR3 Setting for the MPR Access Mode

Table 29: DRAM Address to MPR UI Translation

Table 30: MPR Page and MPR*x* Definitions

Notes: 1. DC = "Don't Care"

2. MPR[4:3] 00 = Sub 1X refresh; MPR[4:3] 01 = 1X refresh; MPR[4:3] 10 = 2X refresh; MPR[4:3] 11 = Reserved

MPR Reads

MPR reads are supported using BL8 and BC4 modes. Burst length on-the-fly is not supported for MPR reads. Data bus inversion (DBI) is not allowed during MPR READ operation; the device will ignore the Read DBI enable setting in MR5 [12] when in MPR mode. READ commands for BC4 are supported with a starting column address of A[2:0] = 000 or 100. After power-up, the content of MPR Page 0 has the default values, which are defined in Table 30: MPR Page and MPRx Definitions on page 85. MPR page 0 can be rewritten via an MPR WRITE command. The device maintains the default values unless it is rewritten by the DRAM controller. If the DRAM controller does overwrite the default values (Page 0 only), the device will maintain the new values unless re-initialized or there is power loss.

Timing in MPR mode:

- Reads (back-to-back) from Page 0 may use ^tCCD S or ^tCCD L timing between READ commands
- Reads (back-to-back) from Pages 1, 2, or 3 may not use ^tCCD_S timing between READ commands; ^tCCD_L must be used for timing between READ commands

The following steps are required to use the MPR to read out the contents of a mode register (MPR Page *x*, MPR*y*).

- 1. The DLL must be locked if enabled.
- 2. Precharge all; wait until ^tRP is satisfied.
- 3. MRS command to MR3 $[2] = 1$ (Enable MPR data flow), MR3 $[12:11] = MPR$ read format, and MR3[1:0] MPR page.
	- a) MR3[12:11] MPR read format:
		- i) 00 = Serial read format
		- ii) 01 = Parallel read format
		- iii) 10 = staggered read format
		- $iv)$ 11 = RFU
	- b) MR3[1:0] MPR page:
		- i) $00 = MPR$ Page 0
		- ii) $01 = MPR$ Page 1
		- iii) $10 = MPR$ Page 2
		- iv) $11 = MPR$ Page 3
- 4. ^tMRD and tMOD must be satisfied.
- 5. Redirect all subsequent READ commands to specific MPR*x* location.
- 6. Issue RD or RDA command.
	- a) BA1 and BA0 indicate MPR*x* location:
		- i) $00 = MPR0$
		- ii) $01 = MPR1$
		- iii) $10 = MPR2$
		- iv) $11 = MPR3$
	- b) A12/BC = 0 or 1; BL8 or BC4 fixed-only, BC4 OTF not supported.
		- i) If $BL = 8$ and MR0 A[1:0] = 01, A12/BC must be set to 1 during MPR READ commands.
	- c) A2 = burst-type dependant:
		- i) BL8: $A2 = 0$ with burst order fixed at 0, 1, 2, 3, 4, 5, 6, 7
		- ii) BL8: $A2 = 1$ not allowed
		- iii) BC4: $A2 = 0$ with burst order fixed at 0, 1, 2, 3, T, T, T, T
		- iv) BC4: $A2 = 1$ with burst order fixed at 4, 5, 6, 7, T, T, T, T
	- d) $A[1:0] = 00$, data burst is fixed nibble start at 00.
	- e) Remaining address inputs, including A10, and BG1 and BG0 are "Don't Care."
- 7. After RL = AL + CL, DRAM bursts data from MPR*x* location; MPR readout format determined by MR3[A12,11,1,0].
- 8. Steps 5 through 7 may be repeated to read additional MPR*x* locations.
- 9. After the last MPR*x* READ burst, tMPRR must be satisfied prior to exiting.
- 10. Issue MRS command to exit MPR mode; MR3[2] = 0.
- 11. After the tMOD sequence is completed, the DRAM is ready for normal operation from the core (such as ACT).

MPR Readout Format

The MPR read data format can be set to three different settings: serial, parallel, and staggered.

MPR Readout Serial Format

The serial format is required when enabling the MPR function to read out the contents of an MR*x*, temperature sensor status, and the command address parity error frame. However, data bus calibration locations (four 8-bit registers) can be programmed to read out any of the three formats. The DRAM is required to drive associated strobes with the read data similar to normal operation (such as using MRS preamble settings).

Serial format implies that the same pattern is returned on all DQ lanes, as shown the table below, which uses values programmed into the MPR via [7:0] as 0111 1111.

Table 31: MPR Readout Serial Format

Table 31: MPR Readout Serial Format (Continued)

MPR Readout Parallel Format

Parallel format implies that the MPR data is returned in the first data UI and then repeated in the remaining UIs of the burst, as shown in the table below. Data pattern location 0 is the only location used for the parallel format. RD/RDA from data pattern locations 1, 2, and 3 are not allowed with parallel data return mode. In this example, the pattern programmed in the data pattern location 0 is 0111 1111. The x4 configuration only outputs the first four bits (0111 in this example). For the x16 configuration, the same pattern is repeated on both the upper and lower bytes.

Table 32: MPR Readout – Parallel Format

Table 32: MPR Readout – Parallel Format (Continued)

MPR Readout Staggered Format

Staggered format of data return is defined as the staggering of the MPR data across the lanes. In this mode, an RD/RDA command is issued to a specific data pattern location and then the data is returned on the DQ from each of the different data pattern locations. For the x4 configuration, an RD/RDA to data pattern location 0 will result in data from location 0 being driven on DQ0, data from location 1 being driven on DQ1, data from location 2 being driven on DQ2, and so on, as shown below. Similarly, an RD/RDA command to data pattern location 1 will result in data from location 1 being driven on DQ0, data from location 2 being driven on DQ1, data from location 3 being driven on DQ2, and so on. Examples of different starting locations are also shown.

Table 33: MPR Readout Staggered Format, x4

It is expected that the DRAM can respond to back-to-back RD/RDA commands to the MPR for all DDR4 frequencies so that a sequence (such as the one that follows) can be created on the data bus with no bubbles or clocks between read data. In this case, the system memory controller issues a sequence of RD(MPR0), RD(MPR1), RD(MPR2), RD(MPR3), RD(MPR0), RD(MPR1), RD(MPR2), and RD(MPR3).

Table 34: MPR Readout Staggered Format, x4 – Consecutive READs

For the x8 configuration, the same pattern is repeated on the lower nibble as on the upper nibble. READs to other MPR data pattern locations follow the same format as the x4 case. A read example to MPR0 for x8 and x16 configurations is shown below.

Table 35: MPR Readout Staggered Format, x8 and x16 (Continued)

MPR READ Waveforms

The following waveforms show MPR read accesses.

Figure 35: MPR READ Timing

Notes: 1. ${tCCD_S} = 4{tCK}$, Read Preamble = 1^tCK.

2. Address setting:

A[1:0] = 00b (data burst order is fixed starting at nibble, always 00b here)

 $A2 = 0$ b (for BL = 8, burst order is fixed at 0, 1, 2, 3, 4, 5, 6, 7)

BA1 and BA0 indicate the MPR location

A10 and other address pins are "Don't Care," including BG1 and BG0. A12 is "Don't Care" when MR0 A[1:0] = 00 or 10 and must be 1b when MR0 $A[1:0] = 01$

- 3. Multipurpose registers read/write disable (MR3 A2 = 0).
- 4. Continue with regular DRAM command.
- 5. Parity latency (PL) is added to data output delay when CA parity latency mode is enabled.

Figure 36: MPR Back-to-Back READ Timing

Notes: 1. t CCD_S = 4^tCK, Read Preamble = 1^tCK.

2. Address setting:

A[1:0] = 00b (data burst order is fixed starting at nibble, always 00b here)

 $A2 = 0$ b (for BL = 8, burst order is fixed at 0, 1, 2, 3, 4, 5, 6, 7; for BC = 4, burst order is fixed at 0, 1, 2, 3, T, T, T, T) BA1 and BA0 indicate the MPR location

A10 and other address pins are "Don't Care," including BG1 and BG0. A12 is "Don't Care" when MR0 A[1:0] = 00 or 10 and must be 1b when MR0 $A[1:0] = 01$

3. Parity latency (PL) is added to data output delay when CA parity latency mode is enabled.

Notes: 1. Address setting:

A[1:0] = 00b (data burst order is fixed starting at nibble, always 00b here)

 $A2 = 0$ b (for BL = 8, burst order is fixed at 0, 1, 2, 3, 4, 5, 6, 7)

BA1 and BA0 indicate the MPR location

A10 and other address pins are "Don't Care," including BG1 and BG0. A12 is "Don't Care" when MR0 A[1:0] = 00 and must be 1b when MR0 $A[1:0] = 01$

2. Address setting:

BA1 and BA0 indicate the MPR location

 $A[7:0] =$ data for MPR

BA1 and BA0 indicate the MPR location

A10 and other address pins are "Don't Care"

3. Parity latency (PL) is added to data output delay when CA parity latency mode is enabled.

MPR Writes

MPR access mode allows 8-bit writes to the MPR Page 0 using the address bus A[7:0]. Data bus inversion (DBI) is not allowed during MPR WRITE operation. The DRAM will maintain the new written values unless re-initialized or there is power loss.

The following steps are required to use the MPR to write to mode register MPR Page 0.

- 1. The DLL must be locked if enabled.
- 2. Precharge all: wait until ^tRP is satisfied.
- 3. MRS command to MR3 $[2] = 1$ (enable MPR data flow) and MR3 $[1:0] = 00$ (MPR Page 0); writes to 01, 10, and 11 are not allowed.
- 4. ^tMRD and tMOD must be satisfied.
- 5. Redirect all subsequent WRITE commands to specific MPR*x* location.
- 6. Issue WR or WRA command:
	- a) BA1 and BA0 indicate MPR*x* location
		- i) $00 = MPR0$
		- ii) $01 = MPR1$

- iii) $10 = MPR2$
- iv) $11 = MPR3$
- b) $A[7:0] = data$ for MPR Page 0, mapped $A[7:0]$ to UI[7:0].
- c) Remaining address inputs, including A10, and BG1 and BG0 are "Don't Care."
- 7. ^tWR_MPR must be satisfied to complete MPR WRITE.
- 8. Steps 5 through 7 may be repeated to write additional MPR*x* locations.
- 9. After the last MPR*x* WRITE, ^tMPRR must be satisfied prior to exiting.
- 10. Issue MRS command to exit MPR mode; MR3[2] = 0.
- 11. When the tMOD sequence is completed, the DRAM is ready for normal operation from the core (such as ACT).

MPR WRITE Waveforms

The following waveforms show MPR write accesses.

Figure 38: MPR WRITE and WRITE-to-READ Timing

 $\langle \rangle$ Time Break $\langle \overline{\angle}/\overline{\angle}$ Don't Care

Notes: 1. Multipurpose registers read/write enable (MR3 A2 = 1).

2. Address setting:

BA1 and BA0 indicate the MPR location

A10 and other address pins are "Don't Care"

3. Parity latency (PL) is added to data output delay when CA parity latency mode is enabled.

Figure 39: MPR Back-to-Back WRITE Timing

Note: 1. Address setting:

BA1 and BA0 indicate the MPR location $A[7:0] = data for MPR$

A10 and other address pins are "Don't Care"

MPR REFRESH Waveforms

The following waveforms show MPR accesses interaction with refreshes.

Figure 40: REFRESH Timing

Notes: 1. Multipurpose registers read/write enable (MR3 A2 = 1). Redirect all subsequent read and writes to MPR locations. 2. 1x refresh is only allowed when MPR mode is enabled.

T0 T1 T2 Ta0 Ta1 Ta2 Ta3 Ta4 Ta5 Ta6 Ta7 Ta8 Ta9 CK_c CK₁ Command "XREAD X//X DES X///X DES X/ XX DES X///X DES X///X DES X///X DES X///X DES X///X DES X///X REF² X///X DES X///X DES Address MAdd¹ X/// Xvalid X/// Xvalid X/ // Xvalid X/// Xvalid X// CKE $7/7$ V) Ø ℣ 8777 M 8777 M 8777 N 8777 M 8777 M .
V//// .
V//// V/// 8777 M \//// \mathbf{I} $\overline{}$ tRFC PL + AL + CL (4 + 1) Clocks $RI - 8$ 71 DQS_t, DQS_c DQ रो UIO X UI1 X UI2 X UI3 X UI4 X UI5 X UI6 X UI7 $BC = 4$ 77 DOS_t, DOS_c D_O \langle UI0 χ UI1 χ UI2 χ UI3 \mathcal{U} $\binom{2}{1}$ Time Break $\binom{2}{1}$ Don't Care

Figure 41: READ-to-REFRESH Timing

Notes: 1. Address setting:

A[1:0] = 00b (data burst order is fixed starting at nibble, always 00b here)

 $A2 = 0b$ (for BL = 8, burst order is fixed at 0, 1, 2, 3, 4, 5, 6, 7)

BA1 and BA0 indicate the MPR location

A10 and other address pins are "Don't Care," including BG1 and BG0. A12 is "Don't Care" when MR0 A[1:0] = 00 or 10, and must be 1b when MR0 $A[1:0] = 01$

2. 1x refresh is only allowed when MPR mode is enabled.

Figure 42: WRITE-to-REFRESH Timing

Notes: 1. Address setting:

BA1 and BA0 indicate the MPR location

 $A[7:0] =$ data for MPR

A10 and other address pins are "Don't Care"

2. 1x refresh is only allowed when MPR mode is enabled.

Gear-Down Mode

The DDR4 SDRAM defaults in 1/2 rate (1N) clock mode and uses a low-frequency MRS command (the MRS command has relaxed setup and hold) followed by a sync pulse (first CS pulse after MRS setting) to align the proper clock edge for operating the control lines CS_n, CKE, and ODT when in 1/4 rate (2N) mode. Gear-down mode is only supported at DDR4-2666 and faster. For operation in 1/2 rate mode, neither an MRS command or a sync pulse is required. Gear-down mode may only be entered during initialization or self refresh exit and may only be exited during self refresh exit. CAL mode and CA parity mode must be disabled prior to gear-down mode entry. The two modes may be enabled after tSYNC_GEAR and tCMD_GEAR periods have been satisfied. The general sequence for operation in 1/4 rate during initialization is as follows:

- 1. The device defaults to a 1N mode internal clock at power-up/reset.
- 2. Assertion of reset.
- 3. Assertion of CKE enables the DRAM.
- 4. MRS is accessed with a low-frequency $N \times {}^tCK$ gear-down MRS command. (N^tCK static MRS command is qualified by 1N CS_n.)
- 5. The memory controller will send a 1N sync pulse with a low-frequency $N \times {}^tCK$ NOP command. ^tSYNC GEAR is an even number of clocks. The sync pulse is on an even edge clock boundary from the MRS command.
- 6. Initialization sequence, including the expiration of tDLLK and tZQinit, starts in 2N mode after ^tCMD GEAR from 1N sync pulse.

The device resets to 1N gear-down mode after entering self refresh. The general sequence for operation in gear-down after self refresh exit is as follows:

- 1. MRS is set to 1, via MR3[3], with a low-frequency $N \times {}^tCK$ gear-down MRS command.
	- a) The N^tCK static MRS command is qualified by $1N CS_n$, which meets ^tXS or ^tXS_ABORT.
	- b) Only a REFRESH command may be issued to the DRAM before the N^tCK static MRS command.
- 2. The DRAM controller sends a 1N sync pulse with a low-frequency $N \times {}^tCK$ NOP command.
	- a) ^tSYNC GEAR is an even number of clocks.
	- b) The sync pulse is on even edge clock boundary from the MRS command.
- 3. A valid command not requiring locked DLL is available in 2N mode after ^tCMD GEAR from the 1N sync pulse.
	- a) A valid command requiring locked DLL is available in 2N mode after 'XSDLL or ^tDLLK from the 1N sync pulse.
- 4. If operation is in 1N mode after self refresh exit, $N \times {}^tCK$ MRS command or sync pulse is not required during self refresh exit. The minimum exit delay to the first valid command is tXS, or ^tXS_ABORT.

The DRAM may be changed from 2N to 1N by entering self refresh mode, which will reset to 1N mode. Changing from 2N to by any other means can result in loss of data and make operation of the DRAM uncertain.

When operating in 2N gear-down mode, the following MR settings apply:

- CAS latency (MR0[6:4,2]): Even number of clocks
- Write recovery and read to precharge (MR0[11:9]): Even number of clocks
- Additive latency (MR1[4:3]): CL 2
- CAS WRITE latency (MR2 A[5:3]): Even number of clocks
- CS to command/address latency mode (MR4[8:6]): Even number of clocks
- CA parity latency mode (MR5[2:0]): Even number of clocks

Figure 43: Clock Mode Change from 1/2 Rate to 1/4 Rate (Initialization)

- Notes: 1. After ^tSYNC_GEAR from GEAR-DOWN command, internal clock rate is changed at TdkN.
	- 2. After ^tSYNC_GEAR + ^tCMD_GEAR from GEAR-DOWN command, both internal clock rate and command cycle are changed at TdkN + Neven.

Figure 44: Clock Mode Change After Exiting Self Refresh

- Notes: 1. After ^tSYNC_GEAR from GEAR-DOWN command, internal clock rate is changed at TdkN.
	- 2. After ^tSYNC_GEAR + ^tCMD_GEAR from GEAR-DOWN command, both internal clock rate and command cycle are changed at TdkN + Neven.

8Gb: x8, x16 Automotive DDR4 SDRAM
8Gb: x8, x16 Automotive DDR4 SDRAM 8Gb: x8, x16 Automotive DDR4 SDRAM Gear-Down Mode

Micron

Maximum Power-Saving Mode

Maximum power-saving mode provides the lowest power mode where data retention is not required. When the device is in the maximum power-saving mode, it does not maintain data retention or respond to any external command, except the MAXIMUM POWER SAVING MODE EXIT command and during the assertion of RESET_n signal LOW. This mode is more like a "hibernate mode" than a typical power-saving mode. The intent is to be able to park the DRAM at a very low-power state; the device can be switched to an active state via the per-DRAM addressability (PDA) mode.

Maximum Power-Saving Mode Entry

Maximum power-saving mode is entered through an MRS command. For devices with shared control/address signals, a single DRAM device can be entered into the maximum power-saving mode using the per-DRAM addressability MRS command. Large CS_n hold time to CKE upon the mode exit could cause DRAM malfunction; as a result, CA parity, CAL, and gear-down modes must be disabled prior to the maximum power-saving mode entry MRS command.

The MRS command may use both address and DQ information, as defined in the Per-DRAM Addressability section. As illustrated in the figure below, after ^tMPED from the mode entry MRS command, the DRAM is not responsive to any input signals except CKE, CS_n, and RESET_n. All other inputs are disabled (external input signals may become High-Z). The system will provide a valid clock until tCKMPE expires, at which time clock inputs (CK) should be disabled (external clock signals may become High-Z).

Figure 46: Maximum Power-Saving Mode Entry

Maximum Power-Saving Mode Entry in PDA

The sequence and timing required for the maximum power-saving mode with the per-DRAM addressability enabled is illustrated in the figure below.

Figure 47: Maximum Power-Saving Mode Entry with PDA

CKE Transition During Maximum Power-Saving Mode

The following figure shows how to maintain maximum power-saving mode even though the CKE input may toggle. To prevent the device from exiting the mode, CS_n should be HIGH at the CKE LOW-to-HIGH edge, with appropriate setup ('MPX_S) and hold ('MPX_H) timings.

Figure 48: Maintaining Maximum Power-Saving Mode with CKE Transition

Maximum Power-Saving Mode Exit

To exit the maximum power-saving mode, CS_n should be LOW at the CKE LOW-to-HIGH transition, with appropriate setup (t MPX S) and hold (t MPX LH) timings, as shown in the figure below. Because the clock receivers (CK_t, CK_c) are disabled during this mode, CS_n = LOW is captured by the rising edge of the CKE signal. If the CS_n signal level is detected LOW, the DRAM clears the maximum power-saving mode MRS bit and begins the exit procedure from this mode. The external clock must be restarted and be stable by ^tCKMPX before the device can exit the maximum power-saving mode. During the exit time ('XMP), only NOP and DES commands are allowed: NOP during 'MPX_LH and DES the remainder of tXMP. After tXMP expires, valid commands not requiring a locked DLL are allowed; after tXMP_DLL expires, valid commands requiring a locked DLL are allowed.

Figure 49: Maximum Power-Saving Mode Exit

Command/Address Parity

Command/address (CA) parity takes the CA parity signal (PAR) input carrying the parity bit for the generated address and commands signals and matches it to the internally generated parity from the captured address and commands signals. CA parity is supported in the DLL enabled state only; if the DLL is disabled, CA parity is not supported.

Figure 50: Command/Address Parity Operation

CA parity is disabled or enabled via an MRS command. If CA parity is enabled by programming a nonzero value to CA parity latency in the MR, the DRAM will ensure that there is no parity error before executing commands. There is an additional delay required for executing the commands versus when parity is disabled. The delay is programmed in the MR when CA parity is enabled (parity latency) and applied to all commands which are registered by CS n (rising edge of CK τ and falling CS n). The command is held for the time of the parity latency (PL) before it is executed inside the device. The command captured by the input clock has an internal delay before executing and is determined with PL. ALERT n will go active when the DRAM detects a CA parity error.

CA parity covers ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, the address bus including bank address and bank group bits, and C[2:0] on 3DS devices; the control signals CKE, ODT, and CS n are not covered. For example, for a 4Gb x4 monolithic device, parity is computed across BG[1:0], BA[1:0], A16/ RAS n, A15/CAS n, A14/ WE n, A[13:0], and ACT n. The DRAM treats any unused address pins internally as zeros; for example, if a common die has stacked pins but the device is used in a monolithic application, then the address pins used for stacking and not connected are treated internally as zeros.

The convention for parity is even parity; for example, valid parity is defined as an even number of ones across the inputs used for parity computation combined with the parity signal. In other words, the parity bit is chosen so that the total number of ones in the transmitted signal, including the parity bit, is even.

If a DRAM device detects a CA parity error in any command qualified by CS n, it will perform the following steps:

- 1. Ignore the erroneous command. Commands in the MAX NnCK window (^tPAR_UNKNOWN) prior to the erroneous command are not guaranteed to be executed. When a READ command in this N*n*CK window is not executed, the device does not activate DQS outputs. If WRITE CRC is enabled and a WRITE CRC occurs during the tPAR_UNKNOWN window, the WRITE CRC Error Status Bit located at MR5[3] may or may not get set. When CA Parity and WRITE CRC are both enabled and a CA Parity occurs, the WRITE CRC Error Status Bit should be reset.
- 2. Log the error by storing the erroneous command and address bits in the MPR error log.

- 3. Set the parity error status bit in the mode register to 1. The parity error status bit must be set before the ALERT n signal is released by the DRAM (that is, ^tPAR_ALERT_ON + ^tPAR_ALERT_PW (MIN)).
- 4. Assert the ALERT_n signal to the host (ALERT_n is active LOW) within tPAR_ALERT_ON time.
- 5. Wait for all in-progress commands to complete. These commands were received tPAR_UNKOWN before the erroneous command.
- 6. Wait for tRAS (MIN) before closing all the open pages. The DRAM is not executing any commands during the window defined by (PAR ALERT ON + $tPAR$ ALERT PW).
- 7. After tPAR_ALERT_PW (MIN) has been satisfied, the device may de-assert ALERT_n.
	- a) When the device is returned to a known precharged state, ALERT n is allowed to be deasserted.
- 8. After (PAR_ALERT_PW (MAX)) the DRAM is ready to accept commands for normal operation. Parity latency will be in effect; however, parity checking will not resume until the memory controller has cleared the parity error status bit by writing a zero. The DRAM will execute any erroneous commands until the bit is cleared; unless persistent mode is enabled.
- It is possible that the device might have ignored a REFRESH command during tPAR_ALERT_PW or the REFRESH command is the first erroneous frame, so it is recommended that extra REFRESH cycles be issued, as needed.
- The parity error status bit may be read anytime after tPAR_ALERT_ON + tPAR_ALERT_PW to determine which DRAM had the error. The device maintains the error log for the first erroneous command until the parity error status bit is reset to a zero or a second CA parity occurs prior to resetting.

The mode register for the CA parity error is defined as follows: CA parity latency bits are write only, the parity error status bit is read/write, and error logs are read-only bits. The DRAM controller can only program the parity error status bit to zero. If the DRAM controller illegally attempts to write a 1 to the parity error status bit, the DRAM can not be certain that parity will be checked; the DRAM may opt to block the DRAM controller from writing a 1 to the parity error status bit.

The device supports persistent parity error mode. This mode is enabled by setting MR5[9] = 1; when enabled, CA parity resumes checking after the ALERT_n is de-asserted, even if the parity error status bit remains a 1. If multiple errors occur before the error status bit is cleared the error log in MPR Page 1 should be treated as "Don't Care." In persistent parity error mode the ALERT_n pulse will be asserted and de-asserted by the DRAM as defined with the MIN and MAX value ^tPAR_ALERT_PW. The DRAM controller must issue DESELECT commands once it detects the ALERT_n signal, this response time is defined as ^tPAR_ALERT_RSP. The following figures capture the flow of events on the CA bus and the ALERT_n signal.

| CA Parity Latency $MR5[2:0]$ ¹ | Applicable Speed Bin | Parity Error Status | Parity Persistent Mode | Erroneous CA Frame |
|---|-----------------------------|--|---|---|
| $000 = Disabled$ | N/A | MR5 [4] $0 = Clear$ MR5 [4] $1 =$ Error | MR5 [9] $0 =$ DisabledMR5 $[9]$ 1 = Enabled | $C[2:0]$, ACT n, BG1, BG0, BA[1:0], PAR, A17, A16/RAS n, A15/CAS n, A14/ WE_n, A[13:0] |
| $001 = 4$ clocks | 1600, 1866, 2133 | | | |
| $010 = 5$ clocks | 2400, 2666 | | | |
| $011 = 6$ clocks | 2933, 3200 | | | |
| $100 = 8$ clocks | RFU | | | |
| $101 =$ Reserved | RFU | | | |
| $110 =$ Reserved | RFU | | | |
| $111 =$ Reserved | RFU | | | |

Table 36: Mode Register Setting for CA Parity

Notes: 1. Parity latency is applied to all commands.

- 2. Parity latency can be changed only from a CA parity disabled state; for example, a direct change from PL = 3 to $PL = 4$ is not allowed. The correct sequence is $PL = 3$ to disabled to $PL = 4$.
- 3. Parity latency is applied to WRITE and READ latency. WRITE latency = $AL + CWL + PL$. READ latency = $AL + CL +$ PL.

Figure 51: Command/Address Parity During Normal Operation

- Notes: 1. DRAM is emptying queues. Precharge all and parity checking are off until parity error status bit is cleared.
	- 2. Command execution is unknown; the corresponding DRAM internal state change may or may not occur. The DRAM controller should consider both cases and make sure that the command sequence meets the specifications. If WRITE CRC is enabled and a WRITE CRC occurs during the ^tPAR_UNKNOWN window, the WRITE CRC Error Status Bit located at MR5[3] may or may not get set.
	- 3. Normal operation with parity latency (CA parity persistent error mode disabled). Parity checking is off until parity error status bit is cleared.

Figure 52: Persistent CA Parity Error Checking Operation

- Notes: 1. DRAM is emptying queues. Precharge all and parity check re-enable finished by ^tPAR_ALERT_PW.
	- 2. Command execution is unknown; the corresponding DRAM internal state change may or may not occur. The DRAM controller should consider both cases and make sure that the command sequence meets the specifications. If WRITE CRC is enabled and a WRITE CRC occurs during the ^tPAR_UNKNOWN window, the WRITE CRC Error Status Bit located at MR5[3] may or may not get set
	- 3. Normal operation with parity latency and parity checking (CA parity persistent error mode enabled).

Figure 53: CA Parity Error Checking – SRE Attempt

Notes: 1. Only DESELECT command is allowed.

- 2. SELF REFRESH command error. The DRAM masks the intended SRE command and enters precharge power-down.
- 3. Normal operation with parity latency (CA parity persistent error mode disabled). Parity checking is off until the parity error status bit cleared.
- 4. The controller cannot disable the clock until it has been capable of detecting a possible CA parity error.
- 5. Command execution is unknown; the corresponding DRAM internal state change may or may not occur. The DRAM controller should consider both cases and make sure that the command sequence meets the specifications.
- 6. Only a DESELECT command is allowed; CKE may go HIGH prior to Tc2 as long as DES commands are issued.

Figure 54: CA Parity Error Checking – SRX Attempt

Notes: 1. Self refresh abort = disable: MR4 $[9] = 0$.

- 2. Input commands are bounded by ^tXSDLL, ^tXS, ^tXS_ABORT, and ^tXS_FAST timing.
- 3. Command execution is unknown; the corresponding DRAM internal state change may or may not occur. The DRAM controller should consider both cases and make sure that the command sequence meets the specifications.
- 4. Normal operation with parity latency (CA parity persistent error mode disabled). Parity checking off until parity error status bit cleared.
- 5. Only an MRS (limited to those described in the SELF REFRESH Operation section), ZQCS, or ZQCL command is allowed.
- 6. Valid commands not requiring a locked DLL.
- 7. Valid commands requiring a locked DLL.
- 8. This figure shows the case from which the error occurred after tXS_FAST. An error may also occur after txs ABORT and txs.

Figure 55: CA Parity Error Checking – PDE/PDX

- Notes: 1. Only DESELECT command is allowed.
	- 2. Error could be precharge or activate.
	- 3. Normal operation with parity latency (CA parity persistent error mode disabled). Parity checking is off until parity error status bit cleared.
	- 4. Command execution is unknown; the corresponding DRAM internal state change may or may not occur. The DRAM controller should consider both cases and make sure that the command sequence meets the specifications.
	- 5. Only a DESELECT command is allowed; CKE may go HIGH prior to Td2 as long as DES commands are issued.

Figure 56: Parity Entry Timing Example – tMRD_PAR

Note: 1. ^tMRD_PAR = ^tMOD + N; where N is the programmed parity latency.

Figure 57: Parity Entry Timing Example – tMOD_PAR

Note: 1. $tMOD_PAR = tMOD + N$; where N is the programmed parity latency.

Figure 58: Parity Exit Timing Example – tMRD_PAR

Note: 1. ^tMRD_PAR = ^tMOD + N; where N is the programmed parity latency.

Figure 59: Parity Exit Timing Example – tMOD_PAR

Note: 1. t MOD_PAR = t MOD + N; where N is the programmed parity latency.

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN 8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN CCMTD-1406124318-10419

107

Micron Technology, Inc. reserves the right to change products or specifications without notice. Micron Technology, Inc. reserves the right to change products or specifications without notice
Micron Technology, Inc. reserves the right to change products or specifications without notice 2016 Micron Technology, Inc.. All rights reserved.

Per-DRAM Addressability

DDR4 allows programmability of a single, specific DRAM on a rank. As an example, this feature can be used to program different ODT or V_{REF} values on each DRAM on a given rank. Because per-DRAM addressability (PDA) mode may be used to program optimal V_{REF} for the DRAM, the data set up for first DQ0 transfer or the hold time for the last DQ0 transfer cannot be guaranteed. The DRAM may sample DQ0 on either the first falling or second rising DQS transfer edge. This supports a common implementation between BC4 and BL8 modes on the DRAM. The DRAM controller is required to drive DQ0 to a stable LOW or HIGH state during the length of the data transfer for BC4 and BL8 cases. Note, both fixed and on-the-fly (OTF) modes are supported for BC4 and BL8 during PDA mode.

- 1. Before entering PDA mode, write leveling is required.
	- BL8 or BC4 may be used.
- 2. Before entering PDA mode, the following MR settings are possible:
	- $R_{TT(Park)}$ MR5 A[8:6] = Enable
	- $R_{TT(NOM)}$ MR1 A[10:8] = Enable
- 3. Enable PDA mode using MR3 $[4] = 1$. (The default programed value of MR3 $[4] = 0$.)
- 4. In PDA mode, all MRS commands are qualified with DQ0. The device captures DQ0 by using DQS signals. If the value on DQ0 is LOW, the DRAM executes the MRS command. If the value on DQ0 is HIGH, the DRAM ignores the MRS command. The controller can choose to drive all the DQ bits.
- 5. Program the desired DRAM and mode registers using the MRS command and DQ0.
- 6. In PDA mode, only MRS commands are allowed.
- 7. The MODE REGISTER SET command cycle time in PDA mode, $AL + CWL + BL/2 0.5CKL +$ ^tMRD_PDA + PL, is required to complete the WRITE operation to the mode register and is the minimum time required between two MRS commands.
- 8. Remove the device from PDA mode by setting $MR3[4] = 0$. (This command requires DQ0 = 0.)

Note: Removing the device from PDA mode will require programming the entire MR3 when the MRS command is issued. This may impact some PDA values programmed within a rank as the EXIT command is sent to the rank. To avoid such a case, the PDA enable/disable control bit is located in a mode register that does not have any PDA mode controls.

In PDA mode, the device captures DQ0 using DQS signals the same as in a normal WRITE operation; however, dynamic ODT is not supported. Extra care is required for the ODT setting. If $R_{TT(NOM)}$ MR1 [10:8] = enable, device data termination needs to be controlled by the ODT pin, and applies the same timing parameters (defined below).

Figure 61: PDA Operation Enabled, BL8

Note: 1. $R_{TT(Park)}$ = Enable; $R_{TT(NOM)}$ = Enable; WRITE preamble set = 2^tCK; and DLL = On.

Figure 62: PDA Operation Enabled, BC4

Note: 1. $R_{TT(Park)}$ = Enable; $R_{TT(NOM)}$ = Enable; WRITE preamble set = 2^tCK; and DLL = On.

Figure 63: MRS PDA Exit

V_{REFDO} Calibration

The V_{REFDO} level, which is used by the DRAM DQ input receivers, is internally generated. The DRAM V_{REFDO} does not have a default value upon power-up and must be set to the desired value, usually via V_{REFDO} calibration mode. If PDA or PPR modes (hPPR or sPPR) are used prior to V_{REFDO} calibration, V_{REFDO} should initially be set at the midpoint between the $V_{\text{DD, max}}$, and the LOW as determined by the driver and ODT termination selected with wide voltage swing on the input levels and setup and hold times of approximately 0.75UI. The memory controller is responsible for V_{REFDO} calibration to determine the best internal V_{REFDO} level. The V_{REFDO} calibration is enabled/disabled via MR6[7], MR6[6] selects Range 1 (60% to 92.5% of V_{DDO}) or Range 2 (45% to 77.5% of V_{DDO}), and an MRS protocol using MR6[5:0] to adjust the V_{REFDO} level up and down. MR6[6:0] bits can be altered using the MRS command if MR6[7] is enabled. The DRAM controller will likely use a series of writes and reads in conjunction with V_{REFDQ} adjustments to obtain the best V_{REFDQ}, which in turn optimizes the data eye.

The internal V_{REFDO} specification parameters are voltage range, step size, V_{REF} step time, V_{REF} full step time, and V_{REF} valid level. The voltage operating range specifies the minimum required V_{REF} setting range for DDR4 SDRAM devices. The minimum range is defined by $V_{REFDO,min}$ and $V_{REFDO,max}$. As noted, a calibration sequence, determined by the DRAM controller, should be performed to adjust V_{REFDO} and optimize the timing and voltage margin of the DRAM data input receivers. The internal V_{REFDO} voltage value may not be exactly within the voltage range setting coupled with the V_{REF} set tolerance; the device must be calibrated to the correct internal V_{REFDO} voltage.

Figure 64: V_{REFDQ} Voltage Range

VREFDQ Range and Levels Table $37: V_{REFDO}$ Range and Levels

V_{REFDQ} Step Size

The V_{REF} step size is defined as the step size between adjacent steps. V_{REF} step size ranges from 0.5% V_{DDO} to 0.8% V_{DDO} . However, for a given design, the device has one value for V_{REF} step size that falls within the range.

The V_{REF} set tolerance is the variation in the V_{REF} voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for V_{REF} set tolerance uncertainty. The range of V_{REF} set tolerance uncertainty is a function of number of steps n .

The V_{REF} set tolerance is measured with respect to the ideal line, which is based on the MIN and MAX \rm{V}_{REF} value endpoints for a specified range. The internal \rm{V}_{REFDQ} voltage value may not be exactly within the voltage range setting coupled with the V_{REF} set tolerance; the device must be calibrated to the correct internal V_{REFDQ} voltage.

Figure 65: Example of V_{REF} Set Tolerance and Step Size

Note: 1. Maximum case shown.

V_{REFDO} Increment and Decrement Timing

The $\rm{V_{REF}}$ increment/decrement step times are defined by $\rm{V_{REF,time}}$. $\rm{V_{REF,time}}$ is defined from t0 to t1, where t1 is referenced to the V $_{\rm REF}$ voltage at the final DC level within the V $_{\rm REF}$ valid tolerance ($V_{REF;val_tol}$). The V_{REF} valid level is defined by $V_{REF;val}$ tolerance to qualify the step time t1. This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any V_{REF} increment/decrement adjustment.

Figure 66: V_{REFDO} Timing Diagram for V_{REF,time} Parameter

Note: 1. t0 is referenced to the MRS command clock t1 is referenced to V_{REEtol}

 V_{REFDO} calibration mode is entered via an MRS command, setting MR6[7] to 1 (0 disables V_{REFDO} calibration mode) and setting MR6[6] to either 0 or 1 to select the desired range (MR6[5:0] are "Don't Care"). After V_{REFDO} calibration mode has been entered, V_{REFDO} calibration mode legal commands may be issued once ^tVREFDQE has been satisfied. Legal commands for V_{REFDQ} calibration mode are ACT, WR, WRA, RD, RDA, PRE, DES, and MRS to set V_{REFDO} values, and MRS to exit V_{REFDO} calibration mode. Also, after V_{REFDO} calibration mode has been entered, "dummy" WRITE commands are allowed prior to adjusting the V_{REFDO} value the first time V_{REFDO} calibration is performed after initialization.

Setting V_{REFDQ} values requires MR6[7] be set to 1 and MR6[6] be unchanged from the initial range selection; MR6[5:0] may be set to the desired V_{REFDO} values. If MR6[7] is set to 0, MR6[6:0] are not written. V_{REF,time-short} or V_{REF,time-long} must be satisfied after each MR6 command to set V_{REFDQ} value before the internal V_{REFDO} value is valid.

If PDA mode is used in conjunction with V_{REFDO} calibration, the PDA mode requirement that only MRS commands are allowed while PDA mode is enabled is not waived. That is, the only V_{REFDO} calibration mode legal commands noted above that may be used are the MRS commands: MRS to set V_{REFDO} values and MRS to exit V_{REFDO} calibration mode.

The last MR6[6:0] setting written to MR6 prior to exiting V_{REFDO} calibration mode is the range and value used for the internal V_{REFDQ} setting. V_{REFDQ} calibration mode may be exited when the DRAM is in idle state. After the MRS command to exit V_{REFDO} calibration mode has been issued, DES must be issued until VREFDQX has been satisfied where any legal command may then be issued. V_{REFDO} setting should be updated if the die temperature changes too much from the calibration temperature.

The following are typical script when applying the above rules for V_{REFDO} calibration routine when performing V_{REFDO} calibration in Range 1:

- MR6[7:6]10 [5:0]XXXXXXX.
	- Subsequent legal commands while in V_{REFDO} calibration mode: ACT, WR, WRA, RD, RDA, PRE, DES, and MRS (to set V_{REFDQ} values and exit V_{REFDQ} calibration mode).
- All subsequent V_{REFDO} calibration MR setting commands are MR6[7:6]10 [5:0]VVVVVV.
	- "VVVVVV" are desired settings for V_{REFDO} .
- Issue ACT/WR/RD looking for pass/fail to determine V_{CENT} (midpoint) as needed.
- To exit V_{REFDO} calibration, the last two V_{REFDO} calibration MR commands are:
	- MR6[7:6]10 [5:0] VVVVVV* where VVVVVV* = desired value for V_{REFDO} .
	- MR6[7]0 [6:0]XXXXXXX to exit V_{REFDO} calibration mode.

The following are typical script when applying the above rules for V_{REFDO} calibration routine when performing V_{REFDO} calibration in Range 2:

- MR6[7:6]11 [5:0]XXXXXXX.
	- Subsequent legal commands while in VREFDO calibration mode: ACT, WR, WRA, RD, RDA, PRE, DES, and MRS (to set V_{REFDO} values and exit V_{REFDO} calibration mode).
- All subsequent VREFDO calibration MR setting commands are MR6[7:6]11 [5:0] VVVVVV.
	- "VVVVVV" are desired settings for VREFDO.
- Issue ACT/WR/RD looking for pass/fail to determine V_{CENT} (midpoint) as needed.
- To exit V_{REFDO} calibration, the last two V_{REFDO} calibration MR commands are:
	- MR6[7:6]11 [5:0] VVVVVV* where VVVVVV* = desired value for V_{REFDO} .
	- MR6[7]0 [6:0]XXXXXXX to exit V_{REFDO} calibration mode.

Note: Range may only be set or changed when entering V_{REFDO} calibration mode; changing range while in or exiting V_{REFDO} calibration mode is illegal.

Figure 67: V_{REFDO} Training Mode Entry and Exit Timing Diagram

- Notes: 1. New V_{REFDQ} values are not allowed with an MRS command during calibration mode entry.
	- 2. Depending on the step size of the latest programmed V_{REF} value, V_{REF} must be satisfied before disabling V_{REFDQ} training mode.

Figure 68: V_{REF} Step: Single Step Size Increment Case

Figure 69: V_{REF} Step: Single Step Size Decrement Case

Figure 70: V_{REF} Full Step: From V_{REF,min} to V_{REF,max}Case

Figure 71: V_{REF} Full Step: From $V_{REF,max}$ to $V_{REF,min}$ Case

V_{REFDQ} Target Settings

The V_{REFDO} initial settings are largely dependant on the ODT termination settings. The table below shows all of the possible initial settings available for V_{REFDO} training; it is unlikely the lower ODT settings would be used in most cases.

Table 38: V_{REFDQ} Settings (V_{DDQ} = 1.2V) (Continued)

Figure 72: V_{REFDQ} Equivalent Circuit

Connectivity Test Mode

Connectivity test (CT) mode is similar to boundary scan testing but is designed to significantly speed up the testing of electrical continuity of pin interconnections between the device and the memory controller on the PC boards. Designed to work seamlessly with any boundary scan device, CT mode is supported in all ×4, ×8, and ×16 non-3DS devices (JEDEC states CT mode for ×4 and ×8 is not required on 4Gb and is an optional feature on 8Gb and above). 3DS devices do not support CT mode and the TEN pin should be considered RFU maintained LOW at all times.

Contrary to other conventional shift-register-based test modes, where test patterns are shifted in and out of the memory devices serially during each clock, the CT mode allows test patterns to be entered on the test input pins in parallel and the test results to be extracted from the test output pins of the device in parallel. These two functions are also performed at the same time, significantly increasing the speed of the connectivity check. When placed in CT mode, the device appears as an asynchronous device to the external controlling agent. After the input test pattern is applied, the connectivity test results are available for extraction in parallel at the test output pins after a fixed propagation delay time.

Note: A reset of the device is required after exiting CT mode (see RESET and Initialization Procedure).

Pin Mapping

Only digital pins can be tested using the CT mode. For the purposes of a connectivity check, all the pins used for digital logic in the device are classified as one of the following types:

- **Test enable (TEN):** When asserted HIGH, this pin causes the device to enter CT mode. In CT mode, the normal memory function inside the device is bypassed and the I/O pins appear as a set of test input and output pins to the external controlling agent. Additionally, the device will set the internal V_{REFDO} to $V_{DDO} \times 0.5$ during CT mode (this is the only time the DRAM takes direct control over setting the internal VREFDQ). The TEN pin is dedicated to the connectivity check function and will not be used during normal device operation.
- **Chip select (CS_n):** When asserted LOW, this pin enables the test output pins in the device. When de-asserted, these output pins will be High-Z. The CS_n pin in the device serves as the CS_n pin in CT mode.
- **Test input:** A group of pins used during normal device operation designated as test input pins. These pins are used to enter the test pattern in CT mode.
- **Test output:** A group of pins used during normal device operation designated as test output pins. These pins are used for extraction of the connectivity test results in CT mode.
- **RESET_n:** This pin must be fixed high level during CT mode, as in normal function.

Table 39: Connectivity Mode Pin Description and Switching Levels

Notes: 1. TEN: Connectivity test mode is active when TEN is HIGH and inactive when TEN is LOW. TEN must be LOW during normal operation.

- 2. CMOS is a rail-to-rail signal with DC HIGH at 80% and DC LOW at 20% of V_{DD} (960mV for DC HIGH and 240mV for DC LOW.)
- 3. V_{REFCA} should be $V_{DD}/2$.
- 4. V_{REFDO} should be $V_{DDO}/2$.
- 5. ALERT_n switching level is not a final setting.
- 6. V_{TT} should be set to $V_{DD}/2$.

Minimum Terms Definition for Logic Equations

The test input and output pins are related by the following equations, where INV denotes a logical inversion operation and XOR a logical exclusive OR operation:

 $MT0 = XOR (A1, A6, PAR)$ $MT1 = XOR (A8, ALERT, n, A9)$ MT2 = XOR (A2, A5, A13) or XOR (A2, A5, A13, A17) MT3 = XOR (A0, A7, A11) MT4 = XOR (CK_c, ODT, CAS_n/A15) MT5 = XOR (CKE, RAS_n/A16, A10/AP) $MT6 = XOR (ACT_n, A4, B41)$ MT7 = ×16: XOR (DMU_n/DBIU_n, DML_n/DBIL_n, CK_t)

 $MT8 = XOR (WE_n/A14, A12 / BC, BA0)$ MT9 = XOR (BG0, A3, RESET_n and TEN)

Logic Equations for a x4 Device

 $DO0 = XOR (MT0, MT1)$ $DQ1 = XOR (MT2, MT3)$ $DQ2 = XOR (MT4, MT5)$ DQ3 = XOR (MT6, MT7) $DQS_t = MT8$ $DQS_c = MT9$

Logic Equations for a x8 Device

 $= x8: XOR (BG1, DML_n)$ DBIL_n, CK_t) $=$ x4: XOR (BG1, CK t)

Logic Equations for a x16 Device
DQ0 = $MT0$

 $DQ6 = MT6$ LDQS_t = MT8 $DQ7 = MT7$ LDQS_c = MT9

DQ0 = MT0 DQ10 = INV DQ2
DQ11 = MT1 DQ11 = MT1 $DQ1 = MT1$
 $DQ2 = MT2$
 $DQ2 = MT2$ $DQ12 = INV DQ4$ $DQ3 = MT3$ DQ13 = INV DQ5 $DQ4 = MT4$ DQ14 = INV DQ6 $DQ5 = MT5$ DQ15 = INV DQ7 $DQ8 = INV DQ0$ UDQS_t = INV LDQS_t $DQ9 = INV DQ1$ UDQS_c = INV LDQS_c

CT Input Timing Requirements

Prior to the assertion of the TEN pin, all voltage supplies, including V_{RFFCA} , must be valid and stable and RESET_n registered high prior to entering CT mode. Upon the assertion of the TEN pin HIGH with RESET_n, CKE, and CS_n held HIGH; CLK_t, CLK_c, and CKE signals become test inputs within ^tCTECT_Valid. The remaining CT inputs become valid ^tCT_Enable after TEN goes HIGH when CS_n allows input to begin sampling, provided inputs were valid for at least ${}^tC T$ _Valid. While in CT mode, refresh activities in the memory arrays are not allowed; they are initiated either externally (auto refresh) or internally (self refresh).

The TEN pin may be asserted after the DRAM has completed power-on. After the DRAM is initialized and V_{REFDO} is calibrated, CT mode may no longer be used. The TEN pin may be de-asserted at any time in CT mode. Upon exiting CT mode, the states and the integrity of the original content of the memory array are unknown. A full reset of the memory device is required.

After CT mode has been entered, the output signals will be stable within t CT_Valid after the test inputs have been applied as long as TEN is maintained HIGH and CS_n is maintained LOW.

Figure 73: Connectivity Test Mode Entry

Excessive Row Activation

Rows can be accessed a limited number of times within a certain time period before adjacent rows require refresh. The maximum activate count (MAC) is the maximum number of activates that a single row can sustain within a time interval of equal to or less than the maximum activate window (^tMAW) before the adjacent rows need to be refreshed, regardless of how the activates are distributed over tMAW.

Micron's DDR4 devices automatically perform a type of TRR mode in the background and provide an MPR Page 3 MPR3[3:0] of 1000, indicating there is no restriction to the number of ACTIVATE commands to a given row in a refresh period provided DRAM timing specifications are not violated. However, specific attempts to by-pass TRR may result in data disturb.

Table 40: MAC Encoding of MPR Page 3 MPR3

Note: 1. MAC encoding in MPR Page 3 MPR3.

Post Package Repair

Post Package Repair

JEDEC defines two modes of Post Package Repair (PPR): soft Post Package Repair (sPPR) and hard Post Package Repair (hPPR). sPPR is non-persistent so the repair row maybe altered; that is, sPPR is NOT a permanent repair and even though it will repair a row, the repair can be reversed, reassigned via another sPPR, or made permanent via hPPR. Hard Post Package Repair is persistent so once the repair row is assigned for a hPPR address, further PPR commands to a previous hPPR section should not be performed, that is, hPPR is a permanent repair; once repaired, it cannot be reversed. The controller provides the failing row address in the hPPR/sPPR sequence to the device to perform the row repair. hPPR Mode and sPPR Mode may not be enabled at the same time.

JEDEC states hPPR is optional for 4Gb and sPPR is optional for 4Gb and 8Gb parts however Micron 4Gb and 8Gb DDR4 DRAMs should have both sPPR and hPPR support. The hPPR support is identified via an MPR read from MPR Page 2, MPR0[7] and sPPR support is identified via an MPR read from MPR Page 2, MPR0[6].

The JEDEC minimum support requirement for DDR4 PPR (hPPR or sPPR) is to provide one row of repair per bank group (BG), x4/x8 have 4 BG and x16 has 2 BG; this is a total of 4 repair rows available on x4/x8 and 2 repair rows available on x16. Micron PPR support exceeds the JEDEC minimum requirements; Micron DDR4 DRAMs have at least one row of repair for each bank which is essentially 4 row repairs per BG for a total of 16 repair rows for x4 and x8 and 8 repair rows for x16; a 4x increase in repair rows.

JEDEC requires the user to have all sPPR row repair addresses reset and cleared prior to enabling hPPR Mode. Micron DDR4 PPR does not have this restriction, the existing sPPR row repair addresses are not required to be cleared prior to entering hPPR mode. Each bank in a BG is PPR independent: sPPR or hPPR issued to a bank will not alter a sPPR row repair existing in a different bank.

sPPR followed by sPPR to same bank

When PPR is issued to a bank for the first time and is a sPPR command, the repair row will be a sPPR. When a subsequent sPPR is issued to the same bank, the previous sPPR repair row will be cleared and used for the subsequent sPPR address as the sPPR operation is non-persistent.

sPPR followed by hPPR to same bank

When a PPR is issued to a bank for the first time and is a sPPR command, the repair row will be a sPPR. When a subsequent hPPR is issued to the same bank, the initial sPPR repair row will be cleared and used for the hPPR address¹. If a further subsequent PPR (hPPR or sPPR) is issued to the same bank, the further subsequent PPR (hPPR or sPPR) repair row will not clear or overwrite the previous hPPR address as the hPPR operation is persistent.

hPPR followed by hPPR or sPPR to same bank

When a PPR is issued to a bank for the first time and is a hPPR command, the repair row will be a hPPR. When a subsequent PPR (hPPR or sPPR) is issued to the same bank, the subsequent PPR (hPPR or sPPR) repair row will not clear or overwrite the initial hPPR address as the initial hPPR is persistent.

Note: Newer Micron DDR4 designs may not guarantee that an sPPR followed by an hPPR to the same bank will result the same repair row being used. Contact factory for more information.

Hard Post Package Repair

All banks must be precharged and idle. DBI and CRC modes must be disabled. Both sPPR and hPPR must be disabled. sPPR is disabled with $MR4[5] = 0$. hPPR is disabled with $MR4[13] = 0$, which is the normal state, and hPPR is enabled with MR4 $[13] = 1$, which is the hPPR enabled state. There are two forms of hPPR mode. Both forms of hPPR have the same entry requirement as defined in the sections

below. The first command sequence uses a WRA command and supports data retention with a REFRESH operation except for the bank containing the row that is being repaired; JEDEC has relaxed this requirement and allows BA[0] to be a Don't Care regarding the banks which are not required to maintain data a REFRESH operation during hPPR. The second command sequence uses a WR command (a REFRESH operation can't be performed in this command sequence). The second command sequence doesn't support data retention for the target DRAM.

hPPR Row Repair - Entry

As stated above, all banks must be precharged and idle. DBI and CRC modes must be disabled, and all timings must be followed as shown in the timing diagram that follows.

All other commands except those listed in the following sequences are illegal.

- 1. Issue MR4[13] 1 to enter hPPR mode enable.
	- a) All DQ are driven HIGH.
- 2. Issue four consecutive guard key commands (shown in the table below) to MR0 with each command separated by tMOD. The PPR guard key settings are the same whether performing sPPR or hPPR mode.
	- a) Any interruption of the key sequence by other commands, such as ACT, WR, RD, PRE, REF, ZQ, and NOP, are not allowed.
	- b) If the guard key bits are not entered in the required order or interrupted with other MR commands, hPPR will not be enabled, and the programming cycle will result in a NOP.
	- c) When the hPPR entry sequence is interrupted and followed by ACT and WR commands, these commands will be conducted as normal DRAM commands.
	- d) JEDEC allows A6:0 to be Don't Care on 4Gb and 8Gb devices from a supplier perspective and the user should rely on vendor data sheet.

Table 41: PPR MR0 Guard Key Settings

hPPR Row Repair – WRA Initiated (REF Commands Allowed)

- 1. Issue an ACT command with failing BG and BA with the row address to be repaired.
- 2. Issue a WRA command with BG and BA of failing row address.
	- a) The address must be at valid levels, but the address is Don't Care.
- 3. All DQ of the target DRAM should be driven LOW for 4*n*CK (bit 0 through bit 7) after WL (WL = $CWL + AL + PL$) in order for hPPR to initiate repair.
	- a) Repair **will be** initiated to the target DRAM only if all DQ during bit 0 through bit 7 are LOW. The bank under repair does not get the REFRESH command applied to it.
	- b) Repair **will not be** initiated to the target DRAM if any DQ during bit 0 through bit 7 is HIGH.
		- i) JEDEC states: All DQs of target DRAM should be LOW for 4tCK. If HIGH is driven to all DQs of a DRAM consecutively for equal to or longer than 2^tCK , then DRAM does not conduct hPPR and retains data if REF command is properly issued; if all DQs are neither LOW for 4^tCK nor HIGH for equal to or longer than 2^tCK, then hPPR mode execution is unknown.
	- c) DQS should function normally.
- 4. REF command may be issued anytime after the WRA command followed by WL + 4*n*CK + tWR + ^tRP.

- a) Multiple REF commands are issued at a rate of t REFI or t REFI/2, however back-to-back REF commands must be separated by at least ^tREFI/4 when the DRAM is in hPPR mode.
- b) All banks except the bank under repair will perform refresh.
- 5. Issue PRE after ^tPGM time so that the device can repair the target row during ^tPGM time. a) Wait ^tPGM Exit after PRE to allow the device to recognize the repaired target row address.
- 6. Issue MR4[13] 0 command to hPPR mode disable.
	- a) Wait ^tPGMPST for hPPR mode exit to complete.
	- b) After ^tPGMPST has expired, any valid command may be issued.

The entire sequence from hPPR mode enable through hPPR mode disable may be repeated if more than one repair is to be done.

After completing hPPR mode, MR0 must be re-programmed to a prehPPR mode state if the device is to be accessed.

After hPPR mode has been exited, the DRAM controller can confirm if the target row was repaired correctly by writing data into the target row and reading it back.

Figure 74: hPPR WRA – Entry

V// Don't Care

Figure 75: hPPR WRA – Repair and Exit

hPPR Row Repair – WR Initiated (REF Commands NOT Allowed)

- 1. Issue an ACT command with failing BG and BA with the row address to be repaired.
- 2. Issue a WR command with BG and BA of failing row address.
	- a) The address must be at valid levels, but the address is Don't Care.
- 3. All DQ of the target DRAM should be driven LOW for 4*n*CK (bit 0 through bit 7) after WL (WL = $CWL + AL + PL$) in order for hPPR to initiate repair.

- a) Repair **will be** initiated to the target DRAM only if all DQ during bit 0 through bit 7 are LOW.
- b) Repair **will not be** initiated to the target DRAM if any DQ during bit 0 through bit 7 is HIGH.
	- i) JEDEC states: All DQs of target DRAM should be LOW for 4tCK. If HIGH is driven to all DQs of a DRAM consecutively for equal to or longer than $2^{\text{t}}CK$, then DRAM does not conduct hPPR and retains data if REF command is properly issued; if all DQs are neither LOW for 4^tCK nor HIGH for equal to or longer than 2^tCK, then hPPR mode execution is unknown.
- c) DQS should function normally.
- 4. REF commands may NOT be issued at anytime while in PPT mode.
- 5. Issue PRE after ^tPGM time so that the device can repair the target row during ^tPGM time. a) Wait ^tPGM Exit after PRE to allow the device to recognize the repaired target row address.
- 6. Issue MR4[13] 0 command to hPPR mode disable.
	- a) Wait ^tPGMPST for hPPR mode exit to complete.
	- b) After ^tPGMPST has expired, any valid command may be issued.

The entire sequence from hPPR mode enable through hPPR mode disable may be repeated if more than one repair is to be done.

After completing hPPR mode, MR0 must be re-programmed to a prehPPR mode state if the device is to be accessed.

After hPPR mode has been exited, the DRAM controller can confirm if the target row was repaired correctly by writing data into the target row and reading it back.

Figure 76: hPPR WR – Entry

Figure 77: hPPR WR – Repair and Exit

Table 42: DDR4 hPPR Timing Parameters DDR4-1600 through DDR4-3200

sPPR Row Repair

Soft post package repair (sPPR) is a way to quickly, but temporarily, repair a row element in a bank on a DRAM device, where hPPR takes longer but permanently repairs a row element. sPPR mode is entered in a similar fashion as hPPR, sPPR uses MR4[5] while hPPR uses MR4[13]. sPPR is disabled with MR4[5] = 0, which is the normal state, and sPPR is enabled with MR4[5] = 1, which is the sPPR enabled state.

sPPR requires the same guard key sequence as hPPR to qualify the MR4 PPR entry. After sPPR entry, an ACT command will capture the target bank and target row, herein seed row, where the row repair will be made. After ^tRCD time, a WR command is used to select the individual DRAM, through the DQ bits, to transfer the repair address into an internal register in the DRAM. After a write recovery time and PRE command, the sPPR mode can be exited and normal operation can resume.

The DRAM will retain the soft repair information as long as V_{DD} remains within the operating region unless rewritten by a subsequent sPPR entry to the same bank. If DRAM power is removed or the DRAM is reset, the soft repair will revert to the unrepaired state. hPPR and sPPR should not be enabled at the same time; Micron sPPR does not have to be disabled and cleared prior to entering hPPR mode, but sPPR must be disabled and cleared prior to entering MBIST-PPR mode.

With sPPR, Micron DDR4 can repair one row per bank. When a subsequent sPPR request is made to the same bank, the subsequently issued sPPR address will replace the previous sPPR address. When the hPPR resource for a bank is used up, the bank should be assumed to not have available resources for sPPR. If a repair sequence is issued to a bank with no repair resource available, the DRAM will ignore the programming sequence.

The bank receiving sPPR change is expected to retain memory array data in all rows except for the seed row and its associated row addresses. If the data in the memory array in the bank under sPPR repair is not required to be retained, then the handling of the seed row's associated row addresses is not of interest and can be ignored. If the data in the memory array is required to be retained in the bank under sPPR mode, then prior to executing the sPPR mode, the seed row and its associated row addresses should be backed up and subsequently restored after sPPR has been completed. sPPR associated seed row addresses are specified in the Table below; BA0 is not required by Micron DRAMs however it is JEDEC reserved.

Table 43: sPPR Associated Rows

All banks must be precharged and idle. DBI and CRC modes must be disabled, and all sPPR timings must be followed as shown in the timing diagram that follows.

All other commands except those listed in the following sequences are illegal.

- 1. Issue MR4[5] 1 to enter sPPR mode enable.
	- a) All DQ are driven HIGH.

- 2. Issue four consecutive guard key commands (shown in the table below) to MR0 with each command separated by tMOD. Please note that JEDEC recently added the four guard key entry used for hPPR to sPPR entry; early DRAMs may not require four guard key entry code. A prudent controller design should accommodate either option in case an earlier DRAM is used.
	- a) Any interruption of the key sequence by other commands, such as ACT, WR, RD, PRE, REF, ZQ, and NOP, are not allowed.
	- b) If the guard key bits are not entered in the required order or interrupted with other MR commands, sPPR will not be enabled, and the programming cycle will result in a NOP.
	- c) When the sPPR entry sequence is interrupted and followed by ACT and WR commands, these commands will be conducted as normal DRAM commands.
	- d) JEDEC allows A6:0 to be "Don't Care" on 4Gb and 8Gb devices from a supplier perspective and the user should rely on vendor datasheet.

Table 44: PPR MR0 Guard Key Settings

- 3. After tMOD, issue an ACT command with failing BG and BA with the row address to be repaired.
- 4. After tRCD, issue a WR command with BG and BA of failing row address.
	- a) The address must be at valid levels, but the address is a "Don't Care."
- 5. All DQ of the target DRAM should be driven LOW for 4*n*CK (bit 0 through bit 7) after WL (WL = $CWL + AL + PL$) in order for sPPR to initiate repair.
	- a) Repair **will be** initiated to the target DRAM only if all DQ during bit 0 through bit 7 are LOW.
	- b) Repair **will not be** initiated to the target DRAM if any DQ during bit 0 through bit 7 is HIGH.
		- i) JEDEC states: All DQs of target DRAM should be LOW for 4tCK. If HIGH is driven to all DQs of a DRAM consecutively for equal to or longer than the first 2^{t} CK, then DRAM does not conduct hPPR and retains data if REF command is properly issued; if all DQs are neither LOW for 4^tCK nor HIGH for equal to or longer than the first 2^tCK , then hPPR mode execution is unknown.
	- c) DQS should function normally.
- 6. REF command may NOT be issued at anytime while in sPPR mode.
- 7. Issue PRE after tWR time so that the device can repair the target row during tWR time.
	- a) Wait ^tPGM_Exit_s after PRE to allow the device to recognize the repaired target row address.
- 8. Issue MR4[5] 0 command to sPPR mode disable.
	- a) Wait ^tPGMPST s for sPPR mode exit to complete.
	- b) After ^tPGMPST s has expired, any valid command may be issued.

The entire sequence from sPPR mode enable through sPPR mode disable may be repeated if more than one repair is to be done.

After sPPR mode has been exited, the DRAM controller can confirm if the target row was repaired correctly by writing data into the target row and reading it back.

Figure 78: sPPR – Entry

Figure 79: sPPR – Repair, and Exit

Table 45: DDR4 sPPR Timing Parameters DDR4-1600 Through DDR4-3200

MBIST-PPR

DDR4 devices can support optional memory built-in self-test post-package repair (MBIST-PPR) to help with hard failures such as single-bit or multi-bit failures in a single device so that weak cells can be scanned and repaired during the initialization phase. The DRAM will use vendor-specific patterns to investigate the status of all cell arrays and automatically perform PPR for weak bits during this operation. This operation introduces proactive, automated PPR by the DRAM, and it is recommended to be done for a very first boot-up at least. After that, it is at the controller's discretion whether to activate MBIST. MBIST mode can only be entered from the all banks idle state. The DLL is required to be enabled and locked prior to MBIST-PPR execution.

MBIST-PPR resources are separated from normal hPPR/sPPR resources. MBIST-PPR resources are typically used for initial scan and repair, and hPPR/sPPR resources must still satisfy the number of repair elements, one per BG, specified in the DDR4 Bank Group Timing Examples [Table 70: DDR4](#page-171-0) [Bank Group Timing Examples](#page-171-0) on page 172. Once the MBIST-PPR is completed, the DRAM will update the status flag in MPR3[7] of MPR page 3. Detailed status is described in the MPR Page and MPRx Definitions [Table 30: MPR Page and MPRx Definitions](#page-84-0) on page 85.

The test time of MBIST-PPR will not exceed 10 seconds for all mono-die DRAM densities. For DDP devices, test time will be 20 seconds.

The controller is required to inject an MRS command to enter this operation. The controller sets MR4:A0 to 1, followed by MR0 commands for the guard key. Then the DRAM enters MBIST-PPR operation. The ALERT_n signal notifies the host of the status of this operation. When the controller sets MR4:A0 to 1, followed by the MR0 guard key sequence, the DRAM drives ALERT n to 0. Once the MBIST-PPR is completed, the DRAM drives ALERT n to 1 to notify the controller that this operation is completed. DRAM data will not be guaranteed after the MBIST-PPR operation.

Table 46: MBIST-PPR Timing Parameter

MBIST-PPR Procedure

The following sequences are required for MBIST-PPR and are shown in the figure below.

- 1. The DRAM needs to finalize initialization, MR training, and ZQ calibration prior to entering MBIST-PPR.
- 2. Four consecutive guard key commands must be issued to MR0, with each command separated by ^tMOD. The PPR guard key settings are the same whether performing sPPR, hPPR, or MBIST-PPR mode.
- 3. Anytime after Tk in the Read Termination Disable Window [Figure 14: RESET and Initialization](#page-38-0) [Sequence at Power-On Ramping](#page-38-0) on page 39, the host must set MR4:A0 to 1, followed by subsequent MR0 guard key sequences (which is identical to typical hPPR/sPPR guard key sequences and specified in Table 73) to start MBIST-PPR operation, and the DRAM drives the ALERT_n signal to 0.
- 4. During MBIST-PPR mode, only DESELECT commands are allowed.
- 5. The ODT pin must be driven LOW during MBIST-PPR to satisfy DODTLoff from time Tb0 until Tc2. The DRAM may or may not provide RTT_PARK termination during MBIST-PPR regardless of whether RTT_PARK is enabled in MR5.

Figure 80: MBIST-PPR Sequence

Table 47: MPR Page3 Configuration for MBIST-PPR

Notes: 1. MPR bits are cleared either by a power-up sequence or re-initialization by RESET_n signal

- 2. The host should track whether MBIST-PPR has run since INIT. If MBIST-PPR is performed and it finds no fails, this transparency state will remain set to 00_B
- 3. This state does not imply that MBIST-PPR is required to run again. This implies that additional repairable fails were found during the most recent MBIST-PPR beyond what could be repaired in the tSELFHEAL window.

hPPR/sPPR/MBIST-PPR Support Identifier

Table 48: DDR4 Repair Mode Support Identifier

Notes: 1. 0 = hPPR mode is not available, 1 = hPPR mode is available.

2. $0 =$ sPPR mode is not available, $1 =$ sPPR mode is available.

3. 0 = MBIST-PPR mode is not available, 1 = MBIST-PPR mode is available.

4. Gray shaded areas are for reference only.

ACTIVATE Command

The ACTIVATE command is used to open (activate) a row in a particular bank for subsequent access. The values on the $BG[1:0]$ inputs select the bank group, the $BA[1:0]$ inputs select the bank within the bank group, and the address provided on inputs A[17:0] selects the row within the bank. This row remains active (open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank. Bank-tobank command timing for ACTIVATE commands uses two different timing parameters, depending on whether the banks are in the same or different bank group. ^tRRD_S (short) is used for timing between banks located in different bank groups. ^tRRD L (long) is used for timing between banks located in the same bank group. Another timing restriction for consecutive ACTIVATE commands [issued at ^tRRD (MIN)] is ^tFAW (four activate window). Because there is a maximum of four banks in a bank group, the ^tFAW parameter applies across different bank groups (five ACTIVATE commands issued at ^tRRD_L (MIN) to the same bank group would be limited by ${}^t\text{RC}$).

Figure 81: ^tRRD Timing

Notes: 1. ^tRRD_S; ACTIVATE-to-ACTIVATE command period (short); applies to consecutive ACTIVATE commands to different bank groups (that is, T0 and T4).

2. ^tRRD_L; ACTIVATE-to-ACTIVATE command period (long); applies to consecutive ACTIVATE commands to the different banks in the same bank group (that is, T4 and T10).

Figure 82: ^tFAW Timing

Note: 1. ^tFAW; four activate windows.

PRECHARGE Command

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row activation for a specified time (tRP) after the PRECHARGE command is issued. An exception to this is the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters.

After a bank is precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is allowed if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

The auto precharge feature is engaged when a READ or WRITE command is issued with A10 HIGH. The auto precharge feature uses the RAS lockout circuit to internally delay the PRECHARGE operation until the ARRAY RESTORE operation has completed. The RAS lockout circuit feature allows the PRECHARGE operation to be partially or completely hidden during burst READ cycles when the auto precharge feature is engaged. The PRECHARGE operation will not begin until after the last data of the burst write sequence is properly stored in the memory array.

REFRESH Command

The REFRESH command (REF) is used during normal operation of the device. This command is nonpersistent, so it must be issued each time a refresh is required. The device requires REFRESH cycles at an average periodic interval of R EFI. When CS n, RAS $n/Al6$, and CAS $n/Al5$ are held LOW and WE_n/A14 HIGH at the rising edge of the clock, the device enters a REFRESH cycle. All banks of the SDRAM must be precharged and idle for a minimum of the precharge time, tRP (MIN), before the REFRESH command can be applied. The refresh addressing is generated by the internal DRAM refresh controller. This makes the address bits "Don't Care" during a REFRESH command. An internal address counter supplies the addresses during the REFRESH cycle. No control of the external address bus is required once this cycle has started. When the REFRESH cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the REFRESH command and the next valid command, except DES, must be greater than or equal to the minimum REFRESH cycle time ^tRFC (MIN), as shown in [Figure 83: REFRESH Command Timing](#page-131-0) on page 132.

Note: The ^tRFC timing parameter depends on memory density.

In general, a REFRESH command needs to be issued to the device regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided for postponing and pulling-in the REFRESH command. A limited number REFRESH commands can be postponed depending on refresh mode: a maximum of 8

REFRESH commands can be postponed when the device is in 1X refresh mode; a maximum of 16 REFRESH commands can be postponed when the device is in 2X refresh mode; and a maximum of 32 REFRESH commands can be postponed when the device is in 4X refresh mode.

When 8 consecutive REFRESH commands are postponed, the resulting maximum interval between the surrounding REFRESH commands is limited to $9 \times$ REFI (see Figure 84: Postponing REFRESH Commands (Example) on page 132). For both the 2X and 4X refresh modes, the maximum interval between surrounding REFRESH commands allowed is limited to $17 \times$ TREFI2 and 33 \times TREFI4, respectively.

A limited number REFRESH commands can be pulled-in as well. A maximum of 8 additional REFRESH commands can be issued in advance or "pulled-in" in 1X refresh mode, a maximum of 16 additional REFRESH commands can be issued when in advance in 2X refresh mode, and a maximum of 32 additional REFRESH commands can be issued in advance when in 4X refresh mode. Each of these REFRESH commands reduces the number of regular REFRESH commands required later by one. The resulting maximum interval between two surrounding REFRESH commands is limited to $9 \times$ ^tREFI (Figure 85: Pulling In REFRESH Commands (Example) on page 132), 17 × tRFEI2, or 33 × tREFI4. At any given time, a maximum of 16 REF commands can be issued within 2 \times ^tREFI, 32 REF2 commands can be issued within $4 \times {}^t$ REFI2, and 64 REF4 commands can be issued within $8 \times {}^t$ REFI4 (larger densities are limited by tRFC1, tRFC2, and tRFC4, respectively, which must still be met).

Figure 83: REFRESH Command Timing

Notes: 1. Only DES commands are allowed after a REFRESH command is registered until ^tRFC (MIN) expires. 2. Time interval between two REFRESH commands may be extended to a maximum of 9 \times ^tREFI.

Figure 84: Postponing REFRESH Commands (Example)

Figure 85: Pulling In REFRESH Commands (Example)

Temperature-Controlled Refresh Mode

During normal operation, temperature-controlled refresh (TCR) mode disabled, the device must have a REFRESH command issued once every ^tREFI, except for what is allowed by posting (see REFRESH Command section). This means a REFRESH command must be issued once every 0.975 μ s if T_C is greater than 105°C, once every 1.95µs if T_C is greater than 95°C, once every 3.9µs if T_C is greater than 85°C, and once every 7.8µs if T_c is less than or equal to 85°C, regardless of which Temperature Mode is selected (MR4[2]). TCR mode is disabled by setting MR4[3] = 0 while TCR mode is enabled by setting $MR4[3] = 1$. When TCR mode is enabled $(MR4[3] = 1)$, the Temperature Mode must be selected where $MR4[2] = 0$ enables the Normal Temperature Mode while $MR4[2] = 1$ enables the Extended Temperature Mode.

When TCR mode is enabled, the device will register the externally supplied REFRESH command and adjust the internal refresh period to be longer than ^tREFI of the normal temperature range, when allowed, by skipping REFRESH commands with the proper gear ratio. TCR mode has two Temperature Modes to select between the normal temperature range and the extended temperature range; the correct Temperature Mode must be selected so the internal control operates correctly. The DRAM must have the correct refresh rate applied externally; the internal refresh rate is determined by the DRAM based upon the temperature.

Normal Temperature Mode

REFRESH commands should be issued to the device with the refresh period equal to ^tREFI of normal temperature range (–40°C to 85°C). The system must guarantee that the T_C does not exceed 85°C when ^tREFI of the normal temperature range is used. The device may adjust the internal refresh period to be longer than ^tREFI of the normal temperature range by skipping external REFRESH commands with the proper gear ratio when T_C is below 85°C. The internal refresh period is automatically adjusted inside the DRAM, and the DRAM controller does not need to provide any additional control.

Extended Temperature Mode

REFRESH commands should be issued to the device with the refresh period equal to ^tREFI of extended temperature range (85 $^{\circ}$ C to 125 $^{\circ}$ C). The system must guarantee that the T_C does not exceed 125°C. Even though the external refresh supports the extended temperature range, the device may adjust its internal refresh period to be equal to or longer than ^tREFI of the normal temperature range $(-40^{\circ}$ C to 85^oC) by skipping external REFRESH commands with the proper gear ratio when T_C is equal to or below 85°C. The internal refresh period is automatically adjusted inside the DRAM, and the DRAM controller does not need to provide any additional control.

Table 49: Normal ^tREFI Refresh (TCR Enabled)

Note: 1. If the external refresh period is slower than 3.9µs, the device will refresh internally at too slow of a refresh rate and will violate refresh specifications.

Note: 1. TCR enabled with Extended Temperature Mode selected.

Fine Granularity Refresh Mode

Mode Register and Command Truth Table

The REFRESH cycle time (^tRFC) and the average refresh interval (^tREFI) can be programmed by the MRS command. The appropriate setting in the mode register will set a single set of REFRESH cycle times and average refresh interval for the device (fixed mode), or allow the dynamic selection of one of two sets of REFRESH cycle times and average refresh interval for the device (on-the-fly mode [OTF]). OTF mode must be enabled by MRS before any OTF REFRESH command can be issued.

Table 50: MRS Definition

There are two types of OTF modes (1x/2x and 1x/4x modes) that are selectable by programming the appropriate values into the mode register. When either of the two OTF modes is selected, the device evaluates the BG0 bit when a REFRESH command is issued, and depending on the status of BG0, it dynamically switches its internal refresh configuration between 1x and 2x (or 1x and 4x) modes, and then executes the corresponding REFRESH operation.

Table 51: REFRESH Command Truth Table

^tREFI and ^tRFC Parameters

The default refresh rate mode is fixed 1x mode where REFRESH commands should be issued with the normal rate; that is, ^tREFI1 = ^tREFI(base) (for $T_c \le 85^{\circ}$ C), and the duration of each REFRESH command is the normal REFRESH cycle time (tRFC1). In 2x mode (either fixed 2x or OTF 2x mode), REFRESH commands should be issued to the device at the double frequency ($REF12 = REF1(base)/2$) of the normal refresh rate. In 4x mode, the REFRESH command rate should be quadrupled ($REFI4 =$ ^tREFI(base)/4). Per each mode and command type, the tRFC parameter has different values as defined in the following table.

For discussion purposes, the REFRESH command that should be issued at the normal refresh rate and has the normal REFRESH cycle duration may be referred to as an REF1x command. The REFRESH command that should be issued at the double frequency ($REF12 = REF1(base)/2$) may be referred to as a REF2x command. Finally, the REFRESH command that should be issued at the quadruple rate (^tREFI4 = tREFI(base)/4) may be referred to as a REF4x command.

In the fixed 1x refresh rate mode, only REF1x commands are permitted. In the fixed 2x refresh rate mode, only REF2x commands are permitted. In the fixed 4x refresh rate mode, only REF4x commands

are permitted. When the on-the-fly 1x/2x refresh rate mode is enabled, both REF1x and REF2x commands are permitted. When the OTF 1x/4x refresh rate mode is enabled, both REF1x and REF4x commands are permitted.

Table 52: ^tREFI and ^tRFC Parameters

Note: 1. ^tREFI value is dependent on operating temperature range. See [Table 52: tREFI and tRFC Parameters](#page-135-0) on page 136.

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN 8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN CCMTD-1406124318-10419

137

MCron

8Gb: x8, x16 Automotive DDR4 SDRAM
Fine Granularity Refresh Mode 8Gb: x8, x16 Automotive DDR4 SDRAM Fine Granularity Refresh Mode

Changing Refresh Rate

If the refresh rate is changed by either MRS or OTF. New tREFI and tRFC parameters will be applied from the moment of the rate change. When the REF1x command is issued to the DRAM, ^tREF1 and ${}^{\text{t}}$ RFC1 are applied from the time that the command was issued; when the REF2x command is issued, ^tREF2 and tRFC2 should be satisfied.

Figure 88: OTF REFRESH Command Timing

The following conditions must be satisfied before the refresh rate can be changed. Otherwise, data retention cannot be guaranteed.

- In the fixed 2x refresh rate mode or the OTF 1x/2x refresh mode, an even number of REF2x commands must be issued because the last change of the refresh rate mode with an MRS command before the refresh rate can be changed by another MRS command.
- In the OTF1x/2x refresh rate mode, an even number of REF2x commands must be issued between any two REF1x commands.
- In the fixed 4x refresh rate mode or the OTF 1x/4x refresh mode, a multiple-of-four number of REF4x commands must be issued because the last change of the refresh rate with an MRS command before the refresh rate can be changed by another MRS command.
- In the OTF1x/4x refresh rate mode, a multiple-of-four number of REF4x commands must be issued between any two REF1x commands.

There are no special restrictions for the fixed 1x refresh rate mode. Switching between fixed and OTF modes keeping the same rate is not regarded as a refresh rate change.

Usage with TCR Mode

If the temperature controlled refresh mode is enabled, only the normal mode (fixed 1x mode, $MR3[8:6] = 000$ is allowed. If any other refresh mode than the normal mode is selected, the temperature controlled refresh mode must be disabled.

Self Refresh Entry and Exit

The device can enter self refresh mode anytime in 1x, 2x, and 4x mode without any restriction on the number of REFRESH commands that have been issued during the mode before the self refresh entry. However, upon self refresh exit, extra REFRESH command(s) may be required, depending on the condition of the self refresh entry.

The conditions and requirements for the extra REFRESH command(s) are defined as follows:

- In the fixed 2x refresh rate mode or the enable-OTF 1x/2x refresh rate mode, it is recommended there be an even number of REF2x commands before entry into self refresh after the last self refresh exit, REF1x command, or MRS command that set the refresh mode. If this condition is met, no additional REFRESH commands are required upon self refresh exit. In the case that this condition is not met, either one extra REF1x command or two extra REF2x commands must be issued upon self refresh exit. These extra REFRESH commands are not counted toward the computation of the average refresh interval (^tREFI).
- In the fixed 4x refresh rate mode or the enable-OTF 1x/4x refresh rate mode, it is recommended there be a multiple-of-four number of REF4x commands before entry into self refresh after the last self refresh exit, REF1x command, or MRS command that set the refresh mode. If this condition is met, no additional refresh commands are required upon self refresh exit. When this condition is not

met, either one extra REF1x command or four extra REF4x commands must be issued upon self refresh exit. These extra REFRESH commands are not counted toward the computation of the average refresh interval ('REFI).

There are no special restrictions on the fixed 1x refresh rate mode.

This section does not change the requirement regarding postponed REFRESH commands. The requirement for the additional REFRESH command(s) described above is independent of the requirement for the postponed REFRESH commands.

SELF REFRESH Operation

The SELF REFRESH command can be used to retain data in the device, even if the rest of the system is powered down. When in self refresh mode, the device retains data without external clocking. The device has a built-in timer to accommodate SELF REFRESH operation. The SELF REFRESH command is defined by having CS_n, RAS_n, CAS_n, and CKE held LOW with WE_n and ACT_n HIGH at the rising edge of the clock.

Before issuing the SELF REFRESH ENTRY command, the device must be idle with all banks in the precharge state and ^tRP satisfied. Idle state is defined as: All banks are closed (^tRP, ^tDAL, and so on, satisfied), no data bursts are in progress, CKE is HIGH, and all timings from previous operations are satisfied (^tMRD, ^tMOD, ^tRFC, ^tZQinit, ^tZQoper, ^tZQCS, and so on). After the SELF REFRESH ENTRY command is registered, CKE must be held LOW to keep the device in self refresh mode. The DRAM automatically disables ODT termination, regardless of the ODT pin, when it enters self refresh mode and automatically enables ODT upon exiting self refresh. During normal operation (DLL_on), the DLL is automatically disabled upon entering self refresh and is automatically enabled (including a DLL reset) upon exiting self refresh.

When the device has entered self refresh mode, all of the external control signals, except CKE and RESET_n, are "Don't Care." For proper SELF REFRESH operation, all power supply and reference pins $(V_{DD}, V_{DDO}, V_{SS}, V_{SSO}, V_{PP}$, and V_{REFCA}) must be at valid levels. The DRAM internal V_{REFDO} generator circuitry may remain on or be turned off depending on the MR6 bit 7 setting. If the internal V_{REFDO} circuit is on in self refresh, the first WRITE operation or first write-leveling activity may occur after XS time after self refresh exit. If the DRAM internal V_{REFDO} circuitry is turned off in self refresh, it ensures that the V_{REFDO} generator circuitry is powered up and stable within the ^tXSDLL period when the DRAM exits the self refresh state. The first WRITE operation or first write-leveling activity may not occur earlier than tXSDLL after exiting self refresh. The device initiates a minimum of one REFRESH command internally within the ^tCKE period once it enters self refresh mode.

The clock is internally disabled during a SELF REFRESH operation to save power. The minimum time that the device must remain in self refresh mode is ^tCKESR/^tCKESR_PAR. The user may change the external clock frequency or halt the external clock ^tCKSRE/^tCKSRE_PAR after self refresh entry is registered; however, the clock must be restarted and ^tCKSRX must be stable before the device can exit SELF REFRESH operation.

The procedure for exiting self refresh requires a sequence of events. First, the clock must be stable prior to CKE going back HIGH. Once a SELF REFRESH EXIT command (SRX, combination of CKE going HIGH and DESELECT on the command bus) is registered, the following timing delay must be satisfied:

Commands that do not require locked DLL:

- ^tXS = ACT, PRE, PREA, REF, SRE, and PDE.
- ^tXS_FAST = ZQCL, ZQCS, and MRS commands. For an MRS command, only DRAM CL, WR/RTP register, and DLL reset in MR0; $R_{TT(NOM)}$ register in MR1; the CWL and $R_{TT(WR)}$ registers in MR2; and gear-down mode register in MR3; WRITE and READ preamble registers in MR4; $R_{TT(PARK)}$ register in MR5; Data rate and VREFDO calibration value registers in MR6 may be accessed provided the DRAM is not in per-DRAM mode. Access to other DRAM mode registers must satisfy tXS timing. WRITE commands (WR, WRS4, WRS8, WRA, WRAS4, and WRAS8) that require synchronous ODT and dynamic ODT controlled by the WRITE command require a locked DLL.

Commands that require locked DLL in the normal operating range:

• ^tXSDLL – RD, RDS4, RDS8, RDA, RDAS4, and RDAS8 (unlike DDR3, WR, WRS4, WRS8, WRA, WRAS4, and WRAS8 because synchronous ODT is required).

Depending on the system environment and the amount of time spent in self refresh, ZQ CALIBRATION commands may be required to compensate for the voltage and temperature drift

described in the ZQ CALIBRATION Commands section. To issue ZQ CALIBRATION commands, applicable timing requirements must be satisfied (see the ZQ Calibration Timing figure).

CKE must remain HIGH for the entire self refresh exit period tXSDLL for proper operation except for self refresh re-entry. Upon exit from self refresh, the device can be put back into self refresh mode or power-down mode after waiting at least tXS period and issuing one REFRESH command (refresh period of tRFC). The DESELECT command must be registered on each positive clock edge during the self refresh exit interval 'XS. ODT must be turned off during 'XSDLL.

The use of self refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from self refresh mode. Upon exit from self refresh, the device requires a minimum of one extra REFRESH command before it is put back into self refresh mode.

Figure 89: Self Refresh Entry/Exit Timing

Notes: 1. Only MRS (limited to those described in the SELF REFRESH Operation section), ZQCS, or ZQCL commands are allowed.

- 2. Valid commands not requiring a locked DLL.
- 3. Valid commands requiring a locked DLL.

Figure 90: Self Refresh Entry/Exit Timing with CAL Mode

- Notes: 1. ^tCAL = 3*n*CK, tCPDED = 4*n*CK, tCKSRE/tCKSRE_PAR = 8*n*CK, tCKSRX = 8*n*CK, tXS_FAST = tREFC4 (MIN) + 10ns.
	- 2. CS_n = HIGH, ACT_n = "Don't Care," RAS_n/A16 = "Don't Care," CAS_n/A15 = "Don't Care," WE_n/A14 = "Don't Care."
	- 3. Only MRS (limited to those described in the SELF REFRESH Operations section), ZQCS, or ZQCL commands are allowed.
	- 4. The figure only displays ^tXS_FAST timing, but ^tCAL must also be added to any ^tXS and ^tXSDLL associated commands during CAL mode.

Self Refresh Abort

The exit timing from self refresh exit to the first valid command not requiring a locked DLL is ^tXS. The value of X S is ($RFC1 + 10$ ns). This delay allows any refreshes started by the device time to complete. ^tRFC continues to grow with higher density devices, so ^tXS will grow as well. An MRS bit enables the self refresh abort mode. If the bit is disabled, the controller uses ^tXS timings (location MR4, bit 9). If the bit is enabled, the device aborts any ongoing refresh and does not increment the refresh counter. The controller can issue a valid command not requiring a locked DLL after a delay of ^tXS_ABORT. Upon exit from self refresh, the device requires a minimum of one extra REFRESH command before it is put back into self refresh mode. This requirement remains the same irrespective of the setting of the MRS bit for self refresh abort.

Figure 91: Self Refresh Abort

- Notes: 1. Only MRS (limited to those described in the SELF REFRESH Operation section), ZQCS, or ZQCL commands are allowed.
	- 2. Valid commands not requiring a locked DLL with self refresh abort mode enabled in the mode register.
	- 3. Valid commands requiring a locked DLL.

Self Refresh Exit with NOP Command

Exiting self refresh mode using the NO OPERATION command (NOP) is allowed under a specific system application. This special use of NOP allows for a common command/address bus between active DRAM devices and DRAM(s) in maximum power saving mode. Self refresh mode may exit with NOP commands provided:

- The device entered self refresh mode with CA parity, CAL, and gear-down disabled.
- ^tMPX_S and ^tMPX_LH are satisfied.
- NOP commands are only issued during 'MPX_LH window.

No other command is allowed during the tMPX_LH window after an SELF REFRESH EXIT (SRX) command is issued.

Figure 92: Self Refresh Exit with NOP Command

Power-Down Mode

Power-down is synchronously entered when CKE is registered LOW (along with a DESELECT command). CKE is not allowed to go LOW when the following operations are in progress: MRS command, MPR operations, ZQCAL operations, DLL locking, or READ/WRITE operations. CKE is allowed to go LOW while any other operations, such as ROW ACTIVATION, PRECHARGE or auto precharge, or REFRESH, are in progress, but the power-down I_{DD} specification will not be applied until those operations are complete. The timing diagrams that follow illustrate power-down entry and exit.

For the fastest power-down exit timing, the DLL should be in a locked state when power-down is entered. If the DLL is not locked during power-down entry, the DLL must be reset after exiting powerdown mode for proper READ operation and synchronous ODT operation. DRAM design provides all AC and DC timing and voltage specification as well as proper DLL operation with any CKE intensive operations as long as the controller complies with DRAM specifications.

During power-down, if all banks are closed after any in-progress commands are completed, the device will be in precharge power-down mode; if any bank is open after in-progress commands are completed, the device will be in active power-down mode.

Entering power-down deactivates the input and output buffers, excluding CK, CKE, and RESET_n. In power-down mode, DRAM ODT input buffer deactivation is based on Mode Register 5, bit 5 (MR5[5]). If it is configured to 0b, the ODT input buffer remains on and the ODT input signal must be at valid logic level. If it is configured to 1b, the ODT input buffer is deactivated and the DRAM ODT input signal may be floating and the device does not provide $R_{TT(NOM)}$ termination. Note that the device continues to provide $R_{TT(Park)}$ termination if it is enabled in MR5[8:6]. To protect internal delay on the CKE line to block the input signals, multiple DES commands are needed during the CKE switch off and on cycle(s); this timing period is defined as tCPDED. CKE LOW will result in deactivation of command and address receivers after ^tCPDED has expired.

Table 53: Power-Down Entry Definitions

The DLL is kept enabled during precharge power-down or active power-down. In power-down mode, CKE is LOW, RESET_n is HIGH, and a stable clock signal must be maintained at the inputs of the device. ODT should be in a valid state, but all other input signals are "Don't Care." (If RESET_n goes LOW during power-down, the device will be out of power-down mode and in the reset state.) CKE LOW must be maintained until ^tCKE has been satisfied. Power-down duration is limited by $9 \times$ ^tREFI.

The power-down state is synchronously exited when CKE is registered HIGH (along with DES command). CKE HIGH must be maintained until ^tCKE has been satisfied. The ODT input signal must be at a valid level when the device exits from power-down mode, independent of MR1 bit [10:8] if $R_{TT(NOM)}$ is enabled in the mode register. If $R_{TT(NOM)}$ is disabled, the ODT input signal may remain floating. A valid, executable command can be applied with power-down exit latency, tXP, after CKE goes HIGH. Power-down exit latency is defined in the AC Specifications table.

Figure 93: Active Power-Down Entry and Exit

- Notes: 1. Valid commands at T0 are ACT, DES, or PRE with one bank remaining open after completion of the PRECHARGE command.
	- 2. ODT pin driven to a valid state; MR5[5] = 0 (normal setting).
	- 3. ODT pin drive/float timing requirements for the ODT input buffer disable option (for additional power savings during active power-down) is described in the section for [ODT Input Buffer Disable Mode for Power-Down;](#page-151-0) $MR5[5] = 1.$

Figure 94: Power-Down Entry After Read and Read with Auto Precharge

Note: 1. DI n (or b) = data-in from column n (or b).

Figure 95: Power-Down Entry After Write and Write with Auto Precharge

Notes: 1. DI n (or b) = data-in from column n (or b).

2. Valid commands at T0 are ACT, DES, or PRE with one bank remaining open after completion of the PRECHARGE command.

Note: 1. DI n (or b) = data-in from column n (or b).

Figure 98: REFRESH Command to Power-Down Entry

Figure 100: PRECHARGE/PRECHARGE ALL Command to Power-Down Entry

Figure 101: MRS Command to Power-Down Entry

Power-Down Clarifications – Case 1

When CKE is registered LOW for power-down entry, ^tPD (MIN) must be satisfied before CKE can be registered HIGH for power-down exit. The minimum value of parameter tPD (MIN) is equal to the minimum value of parameter ^tCKE (MIN) as shown in the Timing Parameters by Speed Bin table. A detailed example of Case 1 follows.

Figure 102: Power-Down Entry/Exit Clarifications – Case 1

Power-Down Entry, Exit Timing with CAL

Command/Address latency is used and additional timing restrictions are required when entering power-down, as noted in the following figures.

Figure 103: Active Power-Down Entry and Exit Timing with CAL

ODT Input Buffer Disable Mode for Power-Down

DRAM does not provide R_{TT} NOM termination during power-down when ODT input buffer deactivation mode is enabled in MR5 bit A5.

To account for DRAM internal delay on CKE line to disable the ODT buffer and block the sampled output, the host controller must continuously drive ODT to either low or high when entering power down (from ^tDODTLoff+1 prior to CKE low till ^tCPDED after CKE low).

The ODT signal is allowed to float after ^tCPDEDmin has expired. In this mode, R_{TT} _{NOM} termination corresponding to sampled ODT at the input when CKE is registered low (and tANPD before that) may be either R_{TT_NOM} or R_{TT_PARK} . t ANPD is equal to (WL-1) and is counted backwards from PDE.

Figure 105: ODT Power-Down Entry with ODT Buffer Disable Mode

Figure 106: ODT Power-Down Exit with ODT Buffer Disable Mode

CRC Write Data Feature

CRC Write Data

The CRC write data feature takes the CRC generated data from the DRAM controller and compares it to the internally CRC generated data and determines whether the two match (no CRC error) or do not match (CRC error).

Figure 107: CRC Write Data Operation

WRITE CRC DATA Operation

A DRAM controller generates a CRC checksum using a 72-bit CRC tree and forms the write data frames, as shown in the following CRC data mapping tables for the x4, x8, and x16 configurations. A x4 device has a CRC tree with 32 input data bits used, and the remaining upper 40 bits D[71:32] being 1s. A x8 device has a CRC tree with 64 input data bits used, and the remaining upper 8 bits dependant upon whether DM_n/DBI_n is used (1s are sent when not used). A x16 device has two identical CRC trees each, one for the lower byte and one for the upper byte, with 64 input data bits used by each, and the remaining upper 8 bits on each byte dependant upon whether DM_n/DBI_n is used (1s are sent when not used). For a x8 and x16 DRAMs, the DRAM memory controller must send 1s in transfer 9 location whether or not DM_n/DBI_n is used.

The DRAM checks for an error in a received code word D[71:0] by comparing the received checksum against the computed checksum and reports errors using the ALERT n signal if there is a mismatch. The DRAM can write data to the DRAM core without waiting for the CRC check for full writes when DM is disabled. If bad data is written to the DRAM core, the DRAM memory controller will try to overwrite the bad data with good data; this means the DRAM controller is responsible for data coherency when DM is disabled. However, in the case where both CRC and DM are enabled via MRS (that is, persistent mode), the DRAM will not write bad data to the core when a CRC error is detected.

DBI_n and CRC Both Enabled

The DRAM computes the CRC for received written data D[71:0]. Data is not inverted back based on DBI before it is used for computing CRC. The data is inverted back based on DBI before it is written to the DRAM core.

DM_n and CRC Both Enabled

When both DM and write CRC are enabled in the DRAM mode register, the DRAM calculates CRC before sending the write data into the array. If there is a CRC error, the DRAM blocks the WRITE operation and discards the data. If a CRC error is encountered from a WRITE with auto precharge (WRA), the DRAM will not block the precharge. The *Nonconsecutive WRITE (BL8/BC4-OTF) with 2tCK Preamble and Write CRC in Same or Different Bank Group* and the *WRITE (BL8/BC4-OTF/Fixed) with 1 ^tCK Preamble and Write CRC in Same or Different BankGroup* figures in the WRITE Operation section show timing differences when DM is enabled.

DM n and DBI n Conflict During Writes with CRC Enabled

Both write DBI_n and DM_n can not be enabled at the same time; read DBI_n and DM_n can be enabled at the same time.

CRC and Write Preamble Restrictions

When write CRC is enabled:

- And 1^tCK WRITE preamble mode is enabled, a ^tCCD_S or ^tCCD_L of 4 clocks is not allowed.
- And 2^tCK WRITE preamble mode is enabled, a ^tCCD S or ^tCCD L of 6 clocks is not allowed.

CRC Simultaneous Operation Restrictions

When write CRC is enabled, neither MPR writes nor per-DRAM mode is allowed.

CRC Polynomial

The CRC polynomial used by DDR4 is the ATM-8 HEC, $X^8 + X^2 + X^1 + 1$.

A combinatorial logic block implementation of this 8-bit CRC for 72 bits of data includes 272 twoinput XOR gates contained in eight 6-XOR-gate-deep trees.

The CRC polynomial and combinatorial logic used by DDR4 is the same as used on GDDR5.

The error coverage from the DDR4 polynomial used is shown in the following table.

Table 54: CRC Error Detection Coverage

CRC Combinatorial Logic Equations

module CRC8_D72; // polynomial: (0 1 2 8) // data width: 72 // convention: the first serial data bit is D[71] //initial condition all 0 implied 11 " \wedge " = XOR function [7:0] nextCRC8_D72; input [71:0] Data; input [71:0] D; reg [7:0] CRC; begin $D = Data;$

CRC[0] =

D[69]^D[68]^D[67]^D[66]^D[64]^D[63]^D[60]^D[50]^D[52]^D[52]^D[52]^D[50]^D[49]^D[48]^D[45]^D[43]^D[40]^D[39]^D[35]^D[34]^D[31]^D[30]^D[28]^D[23]^D[21]^D[19]^D[18]^D[16]^D[14]^D[1 2]^D[8]^D[7]^D[6]^D[0];

CRC[1] =

CRC[3] =

CRC[4] =

CRC[5] =

CRC[6] =

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

1]^D[9]^D[7]^D[3]^D[2]^D[1];

2]^D[10]^D[8]^D[4]^D[3]^D[2];

1]^D[9]^D[5]^D[4]^D[3];

 $0]$ [^]D[6][^]D[5][^]D[4];

D[70]^D[66]^D[65]^D[63]^D[61]^D[61]^D[60]^D[57]^D[56]^D[52]^D[52]^D[51]^D[48]^D[46]^D[45]^D[44]^D[43]^D[41]^D[39]^D[36]^D[34]^D[32]^D[30]^D[29]^D[28]^D[24]^D[23]^D[22]^D[21]^D[20]^D[1

CRC[2] = D[71]^D[69]^D[68]^D[63]^D[62]^D[61]^D[61]^D[60]^D[58]^D[57]^D[54]^D[40]^D[48]^D[47]^D[46]^D[44

8]^D[17]^D[16]^D[15]^D[14]^D[13]^D[12]^D[9]^D[6]^D[1]^D[0];

]^D[43]^D[42]^D[39]^D[37]^D[34]^D[33]^D[29]^D[28]^D[25]^D[24]^D[22]^D[17]^D[15]^D[13]^D[1

2]^D[10]^D[8]^D[6]^D[2]^D[1]^D[0];

D[70]^D[69]^D[64]^D[63]^D[62]^D[61]^D[61]^D[59]^D[58]^D[51]^D[49]^D[48]^D[47]^D[45]^D[44]^D[43]^D[40]^D[38]^D[35]^D[34]^D[30]^D[29]^D[26]^D[25]^D[23]^D[18]^D[16]^D[14]^D[13]^D[1

D[71]^D[70]^D[65]^D[64]^D[63]^D[62]^D[60]^D[59]^D[56]^D[52]^D[50]^D[49]^D[48]^D[46]^D[45]^D[44]^D[41]^D[39]^D[36]^D[35]^D[31]^D[30]^D[27]^D[26]^D[24]^D[19]^D[17]^D[15]^D[14]^D[1

D[71]^D[66]^D[65]^D[64]^D[63]^D[61]^D[61]^D[60]^D[57]^D[53]^D[51]^D[50]^D[49]^D[47]^D[46]^D[45]^D[42]^D[40]^D[37]^D[36]^D[32]^D[31]^D[28]^D[27]^D[25]^D[20]^D[18]^D[16]^D[15]^D[13]^D[1

D[67]^D[66]^D[65]^D[64]^D[62]^D[61]^D[53]^D[54]^D[52]^D[51]^D[50]^D[48]^D[47]^D[46]^D[43]^D[41]^D[38]^D[37]^D[33]^D[32]^D[29]^D[28]^D[26]^D[21]^D[19]^D[17]^D[16]^D[14]^D[12]^D[1

155 Micron Technology, Inc. reserves the right to change products or specifications without notice.

© 2016 Micron Technology, Inc.. All rights reserved.

CRC[7] =

D[68]^D[67]^D[66]^D[65]^D[63]^D[62]^D[59]^D[55]^D[53]^D[52]^D[51]^D[49]^D[48]^D[47]^D[44]^D[42]^D[39]^D[38]^D[34]^D[33]^D[30]^D[29]^D[27]^D[22]^D[20]^D[18]^D[17]^D[15]^D[13]^D[1 1]^D[7]^D[6]^D[5];

nextCRC8_D72 = CRC;

Burst Ordering for BL8

DDR4 supports fixed WRITE burst ordering [A2:A1:A0 = 0:0:0] when write CRC is enabled in BL8 (fixed).

CRC Data Bit Mapping

Table 55: CRC Data Mapping for x4 Devices, BL8

Table 56: CRC Data Mapping for x8 Devices, BL8

A x16 device is treated as two x8 devices; a x16 device will have two identical CRC trees implemented. CRC[7:0] covers data bits D[71:0], and CRC[15:8] covers data bits D[143:72].

Table 57: CRC Data Mapping for x16 Devices, BL8

Table 57: CRC Data Mapping for x16 Devices, BL8 (Continued)

CRC Enabled With BC4

If CRC and BC4 are both enabled, then address bit A2 is used to transfer critical data first for BC4 writes.

CRC with BC4 Data Bit Mapping

For a x4 device, the CRC tree inputs are 16 data bits, and the inputs for the remaining bits are 1.

When $A2 = 1$, data bits D[7:4] are used as inputs for D[3:0], D[15:12] are used as inputs to D[11:8], and so forth, for the CRC tree.

Table 58: CRC Data Mapping for x4 Devices, BC4

For a x8 device, the CRC tree inputs are 36 data bits.

When $A2 = 0$, the input bits $D[67:64]$ are used if DBI_n or DM_n functions are enabled; if DBI_n and DM_n are disabled, then D[67:64]) are 1.

When $A2 = 1$, data bits $D[7:4]$ are used as inputs for $D[3:0]$, $D[15:12]$ are used as inputs to $D[11:8]$, and so forth, for the CRC tree. The input bits D[71:68]) are used if DBI n or DM n functions are enabled; if DBI n and DM n are disabled, then D[71:68]) are 1.

Table 59: CRC Data Mapping for x8 Devices, BC4

There are two identical CRC trees for x16 devices, each have CRC tree inputs of 36 bits.

When $A2 = 0$, input bits D[67:64] are used if DBI n or DM n functions are enabled; if DBI n and DM n are disabled, then $D[67:64]$ are 1s. The input bits $D[139:136]$ are used if DBI n or DM n functions are enabled; if DBI n and DM n are disabled, then D[139:136] are 1s.

When $A2 = 1$, data bits $D[7:4]$ are used as inputs for $D[3:0]$, $D[15:12]$ are used as inputs for $D[11:8]$, and so forth, for the CRC tree. Input bits $D[71:68]$ are used if DBI n or DM n functions are enabled; if DBI_n and DM_n are disabled, then D[71:68] are 1s. The input bits D[143:140] are used if DBI_n or DM_n functions are enabled; if DBI_n and DM_n are disabled, then D[143:140] are 1s.

Table 60: CRC Data Mapping for x16 Devices, BC4

Table 60: CRC Data Mapping for x16 Devices, BC4 (Continued)

CRC Equations for $x8$ Device in BC4 Mode with A2 = 0 and A2 = 1

The following example is of a CRC tree when x8 is used in BC4 mode (x4 and x16 CRC trees have similar differences).

 $D[16]\wedge1\wedge1\wedge D[8] \wedge1\wedge1\wedge D[0]$;

 $D[20]^{\wedge}1^{\wedge}1^{\wedge}D[12]^{\wedge}1^{\wedge}1^{\wedge}D[4]$;

10]^D[8] ^1^D[2]^D[1]^D[0];

14]^D12]^1^D[6]^D[5]^D[4];

6]^1^1^D[11]^D[9] ^1^D[3]^D[2]^D[1];

0]^1^1^D[15]^D[13]^1^D[7]^D[6]^D[5];

7]^1^1^1^D[10]^D[8] ^1^D[3]^D[2];

1]^1^1^1^D[14]^D[12]^1^D[7]^D[6];

6]^1^1^D[11]^D[9] ^1^1^D[3];

0]^1^1^D[15]^D[13]^1^1^D[7];

D[17]^D[16]^1^1^D[10]^1^1^1;

D[21]^D[20]^1^1^D[14]^1^1^1;

]^D[17]^D[16]^1^1^1^1^D[9] ^1^ D[1]^D[0];

]^D[21]^D[20]^1^1^1^1^D[13]^1^D[5]^D[4];

CRC[0], A2=0 =

CRC[0], A2=1=

CRC[1], A2=0 =

CRC[1], A2=1 =

CRC[2], A2=0=

CRC[2], A2=1=

CRC[3], A2=0 =

CRC[3], A2=1 =

 $CRC[4]$, $A2=0$ =

CRC[4], A2=1 =

CRC[5], A2=0 =

CRC[5], A2=1 =

CRC[6], A2=0 =

CRC[6], A2=1 =

CRC[7], A2=0=

 \wedge 1 \wedge D[11] \wedge 1 \wedge 1 \wedge 1; **CRC[7], A2=1** =

 \wedge 1 \wedge D[15] \wedge 1 \wedge 1 \wedge 1;

CRC Error Handling

1^1^D[67]^D[66]^D[64]^1^1^D[56]^1^1^1^D[50]^D[49]^D[48]^1^D[43]^D[40]^1^D[35]^D[34]^1^1^1^1^1^D[19]^D[18]^

1^1^D[71]^D[70]^D[68]^1^1^D[60]^1^1^1^D[54]^D[53]^D[52]^1^D[47]^D[44]^1^D[39]^D[38]^1^1^1^1^1^D[23]^D[22]^

1^D[66]^D[65]^1^1^1^D[57]^D[56]^1^1^D[51]^D[48]^1^1^1^D[43]^D[41]^1^1^D[34]^D[32]^1^1^1^D[24]^1^1^1^1^D[18

1^D[70]^D[69]^1^1^1^D[61]^D[60]^1^1^D[55]^D[52]^1^1^1^D[47]^D[45]^1^1^D[38]^D[36]^1^1^1^D[28]^1^1^1^1^D[22

1^1^1^1^1^1^1^D[58]^D[57]^1^D[50]^D[48]^1^1^1^D[43]^D[42]^1^1^D[34]^D[33]^1^1^D[25]^D[24]^1^D[17]^1^1^1^D[

1^1^1^1^1^1^1^D[62]^D[61]^1^D[54]^D[52]^1^1^1^D[47]^D[46]^1^1^D[38]^D[37]^1^1^D[29]^D[28]^1^D[21]^1^1^1^D[

1^1^D[64]^1^1^1^D[59]^D[58]^1^D[51]^D[49]^D[48]^1^1^1^D[43]^D[40]^1^D[35]^D[34]^1^1^D[26]^D[25]^1^D[18]^D[1

1^1^D[68]^1^1^1^D[63]^D[62]^1^D[55]^D[53]^D[52]^1^1^1^D[47]^D[44]^1^D[39]^D[38]^1^1^D[30]^D[29]^1^D[22]^D[2

1^1^D[65]^D[64]^1^1^1^D[59]^D[56]^1^D[50]^D[49]^D[48]^1^1^1^D[41]^1^1^D[35]^1^1^D[27]^D[26]^D[24]^D[19]^D[1

1^1^D[69]^D[68]^1^1^1^D[63]^D[60]^1^D[54]^D[53]^D[52]^1^1^1^D[45]^1^1^D[39]^1^1^D[31]^D[30]^D[28]^D[23]^D[2

1^D[66]^D[65]^D[64]^1^1^1^D[57]^1^D[51]^D[50]^D[49]^1^1^1^D[42]^D[40]^1^1^D[32]^1^1^D[27]^D[25]^1^D[18]^D[1

1^D[70]^D[69]^D[68]^1^1^1^D[61]^1^D[55]^D[54]^D[53]^1^1^1^D[46]^D[44]^1^1^D[36]^1^1^D[31]^D[29]^1^D[22]^D[2

 $D[67]^\wedge D[66]^\wedge D[65]^\wedge D[64]^\wedge 1^\wedge 1^\wedge D[58]^\wedge 1^\wedge 1^\wedge D[51]^\wedge D[48]^\wedge 1^\wedge 1^\wedge D[43]^\wedge D[41]^\wedge 1^\wedge 1^\wedge D[33]^\wedge D[32]^\wedge 1^\wedge 1^\wedge D[26]^\wedge 1^\wedge D[19]^\wedge$

D[71]^D[70]^D[69]^D[68]^1^1^D[62]^1^1^D[55]^D[54]^D[52]^1^1^D[47]^D[45]^1^1^D[37]^D[36]^1^1^D[30]^1^D[23]^

1^D[67]^D[66]^D[65]^1^1^D[59]^1^1^1^D[51]^D[49]^D[48]^1^1^D[42]^1^1^D[34]^D[33]^1^1^D[27]^1^1^D[18]^D[17]^1

1^D[71]^D[70]^D[69]^1^1^D[63]^1^1^1^D[55]^D[53]^D[52]^1^1^D[46]^1^1^D[38]^D[37]^1^1^D[31]^1^1^D[22]^D[21]^1

The CRC error mechanism shares the same ALERT n signal as CA parity for reporting write errors to the DRAM. The controller has two ways to distinguish between CRC errors and CA parity errors: 1) Read DRAM mode/MPR registers, and 2) Measure time ALERT n is LOW. To speed up recovery for CRC errors, CRC errors are only sent back as a "short" pulse; the maximum pulse width is roughly ten clocks (unlike CA parity where ALERT_n is LOW longer than 45 clocks). The ALERT_n LOW could be longer than the maximum limit at the controller if there are multiple CRC errors as the ALERT n signals are connected by a daisy chain bus. The latency to ALERT n signal is defined as ^tCRC ALERT

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

in the following figure.

The DRAM will set the error status bit located at MR5[3] to a 1 upon detecting a CRC error, which will subsequently set the CRC error status flag in the MPR error log HIGH (MPR Page1, MPR3[7]). The CRC error status bit (and CRC error status flag) remains set at 1 until the DRAM controller clears the CRC error status bit using an MRS command to set MR5[3] to a 0. The DRAM controller, upon seeing an error as a pulse width, will retry the write transactions. The controller should consider the worst-case delay for ALERT_n (during initialization) and backup the transactions accordingly. The DRAM controller may also be made more intelligent and correlate the write CRC error to a specific rank or a transaction.

Figure 108: CRC Error Reporting

Notes: 1. D[71:1] CRC computed by DRAM did not match CRC[7:0] at T5 and started error generating process at T6.

- 2. CRC ALERT_PW is specified from the point where the DRAM starts to drive the signal LOW to the point where the DRAM driver releases and the controller starts to pull the signal up.
- 3. Timing diagram applies to x4, x8, and x16 devices.

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN 8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN CCMTD-1406124318-10419

8Gb: x8, x16 Automotive DPR4 SDRAM 8Gb: x8, x16 Automotive DDR4 SDRAM **CRC Write Data Feature** CRC Write Data Feature

MCron

Data Bus Inversion

The DATA BUS INVERSION (DBI) function is supported only for x8 and x16 configurations (it is not supported on x4 devices). DBI opportunistically inverts data bits, and in conjunction with the DBI_n I/O, less than half of the DQs will switch LOW for a given DQS strobe edge. The DBI function shares a common pin with the DATA MASK (DM) and TDQS functions. The DBI function applies to either or both READ and WRITE operations: Write DBI cannot be enabled at the same time the DM function is enabled, and DBI is not allowed during MPR READ operation. Valid configurations for TDQS, DM, and DBI functions are shown below.

Table 61: DBI vs. DM vs. TDQS Function Matrix

DBI During a WRITE Operation

If DBI_n is sampled LOW on a given byte lane during a WRITE operation, the DRAM inverts write data received on the DQ inputs prior to writing the internal memory array. If DBI_n is sampled HIGH on a given byte lane, the DRAM leaves the data received on the DQ inputs noninverted. The write DQ frame format is shown below for x8 and x16 configurations (the x4 configuration does not support the DBI function).

Table 62: DBI Write, DQ Frame Format (x8)

Table 63: DBI Write, DQ Frame Format (x16)

DBI During a READ Operation

If the number of 0 data bits within a given byte lane is greater than four during a READ operation, the DRAM inverts read data on its DQ outputs and drives the DBI_n pin LOW; otherwise, the DRAM does not invert the read data and drives the DBI_n pin HIGH. The read DQ frame format is shown below for x8 and x16 configurations (the x4 configuration does not support the DBI function).

Table 64: DBI Read, DQ Frame Format (x8)

Table 65: DBI Read, DQ Frame Format (x16)

Data Mask

The DATA MASK (DM) function, also described as PARTIAL WRITE, is supported only for x8 and x16 configurations (it is not supported on x4 devices). The DM function shares a common pin with the DBI n and TDQS functions. The DM function applies only to WRITE operations and cannot be enabled at the same time the WRITE DBI function is enabled. The valid configurations for the TDQS, DM, and DBI functions are shown here.

Table 66: DM vs. TDQS vs. DBI Function Matrix

When enabled, the DM function applies during a WRITE operation. If DM n is sampled LOW on a given byte lane, the DRAM masks the write data received on the DQ inputs. If DM_n is sampled HIGH on a given byte lane, the DRAM does not mask the data and writes this data into the DRAM core. The DQ frame format for x8 and x16 configurations is shown below. If both CRC write and DM are enabled (via MRS), the CRC will be checked and valid prior to the DRAM writing data into the DRAM core. If a CRC error occurs while the DM feature is enabled, CRC write persistent mode will be enabled and data will not be written into the DRAM core. In the case of CRC write enabled and DM disabled (via MRS), that is, CRC write nonpersistent mode, data is written to the DRAM core even if a CRC error occurs.

Function Transfer 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 DQ[7:0] | Byte 0 | Byte 1 | Byte 2 | Byte 3 | Byte 4 | Byte 5 | Byte 6 | Byte 7 DM_n or DBI_n DM0 or DBI0 DM1 or DBI1 DM2 or DBI2 DM3 or DBI3 DM4 or DBI4 DM5 or DBI5 DM6 or DBI6 DM7 or DBI7

Table 67: Data Mask, DQ Frame Format (x8)

Table 68: Data Mask, DQ Frame Format (x16)

Programmable Preamble Modes and DQS Postambles

The device supports programmable WRITE and READ preamble modes, either the normal 1^tCK preamble mode or special 2^tCK preamble mode. The 2^tCK preamble mode places special timing constraints on many operational features as well as being supported for data rates of DDR4-2400 and faster. The WRITE preamble 1^tCK or 2^tCK mode can be selected independently from READ preamble 1 ^tCK or 2tCK mode.

READ preamble training is also supported; this mode can be used by the DRAM controller to train or "read level" the DQS receivers.

There are ^tCCD restrictions under some circumstances:

- When 2^tCK READ preamble mode is enabled, a ^tCCD_S or ^tCCD_L of 5 clocks is not allowed.
- When 2^tCK WRITE preamble mode is enabled and write CRC is *not* enabled, a ^tCCD_S or ^tCCD_L of 5 clocks is not allowed.
- When 2^tCK WRITE preamble mode is enabled and write CRC is enabled, a ^tCCD S or ^tCCD L of 6 clocks is not allowed.

WRITE Preamble Mode

 $MR4[12] = 0$ selects 1^tCK WRITE preamble mode while MR4 $[12] = 1$ selects 2^tCK WRITE preamble mode. Examples are shown in the figures below.

Figure 110: 1^tCK vs. 2^tCK WRITE Preamble Mode

CWL has special considerations when in the 2tCK WRITE preamble mode. The CWL value selected in MR2[5:3], as seen in table below, requires at least one additional clock when the primary CWL value and 2tCK WRITE preamble mode are used; no additional clocks are required when the alternate CWL value and 2tCK WRITE preamble mode are used.

Table 69: CWL Selection

Note: 1. CWL programmable requirement for MR2[5:3].

When operating in 2^tCK WRITE preamble mode, ^tWTR (command based) and ^tWR (MR0[11:9]) must be programmed to a value 1 clock greater than the ^tWTR and ^tWR setting normally required for the applicable speed bin to be JEDEC compliant; however, Micron's DDR4 DRAMs do not require these additional ^tWTR and ^tWR clocks. The CAS_n-to-CAS_n command delay to either a different bank group (${tCCD}$ S) or the same bank group (${tCCD}$ L) have minimum timing requirements that must be satisfied between WRITE commands and are stated in the Timing Parameters by Speed Bin tables.

Figure 111: 1^tCK vs. 2^tCK WRITE Preamble Mode, ^tCCD = 4

² tCK Mode: tCCD = 5 is not allowed in 2**t**CK mode.

Note: 1. ^tCCD_S and ^tCCD_L = 5 ^tCKs is not allowed when in 2^tCK WRITE preamble mode.

Figure 113: 1^tCK vs. 2^tCK WRITE Preamble Mode, ^tCCD = 6

READ Preamble Mode

 $MR4[11] = 0$ selects 1^tCK READ preamble mode and MR4[11] = 1 selects 2^tCK READ preamble mode. Examples are shown in the following figure.

Figure 114: 1^tCK vs. 2^tCK READ Preamble Mode

2 tCK Mode

READ Preamble Training

DDR4 supports READ preamble training via MPR reads; that is, READ preamble training is allowed only when the DRAM is in the MPR access mode. The READ preamble training mode can be used by the DRAM controller to train or "read level" its DQS receivers. READ preamble training is entered via an MRS command (MR4 $[10] = 1$ is enabled and MR4 $[10] = 0$ is disabled). After the MRS command is issued to enable READ preamble training, the DRAM DQS signals are driven to a valid level by the time ^tSDO is satisfied. During this time, the data bus DQ signals are held quiet, that is, driven HIGH. The DOS t signal remains driven LOW and the DOS c signal remains driven HIGH until an MPR Page0 READ command is issued (MPR0 through MPR3 determine which pattern is used), and when CAS latency (CL) has expired, the DQS signals will toggle normally depending on the burst length setting. To exit READ preamble training mode, an MRS command must be issued, $MR4[10] = 0$.

Figure 115: READ Preamble Training

WRITE Postamble

Whether the 1^tCK or 2^tCK WRITE preamble mode is selected, the WRITE postamble remains the same at $1/2$ ^tCK.

Figure 116: WRITE Postamble

2 tCK Mode

READ Postamble

Whether the 1^tCK or 2^tCK READ preamble mode is selected, the READ postamble remains the same at ½tCK.

Figure 117: READ Postamble

2 tCK Mode

Bank Access Operation

DDR4 supports bank grouping: x4/x8 DRAMs have four bank groups (BG[1:0]), and each bank group is comprised of four subbanks (BA[1:0]); x16 DRAMs have two bank groups (BG[0]), and each bank group is comprised of four subbanks. Bank accesses to different banks' groups require less time delay between accesses than bank accesses to within the same bank's group. Bank accesses to different bank groups require tCCD_S (or short) delay between commands while bank accesses within the same bank group require ^tCCD_L (or long) delay between commands.

Figure 118: Bank Group x4/x8 Block Diagram

Notes: 1. Bank accesses to different bank groups require ^tCCD_S.

2. Bank accesses within the same bank group require ^tCCD_L.

Splitting the banks into bank groups with subbanks improved some bank access timings and increased others. However, considering DDR4 did not increase the prefetch from 8*n* to 16*n*, the penalty for staying 8*n* prefetch was significantly mitigated by using bank groups. The table below summarizes the timings affected (values listed as x*n*CK or yns means the larger of the two values).

Table 70: DDR4 Bank Group Timing Examples

Notes: 1. Refer to Timing Tables for actual specification values, these values are shown for reference only and are not verified for accuracy.

2. Timings with both *n*CK and ns require both to be satisfied; that is, the larger time of the two cases must be satisfied.

Notes: 1. ^tCCD_S; CAS_n-to-CAS_n delay (short). Applies to consecutive CAS_n to different bank groups (T0 to T4). 2. ^tCCD_L; CAS_n-to-CAS_n delay (long). Applies to consecutive CAS_n to the same bank group (T4 to T10).

Figure 120: Write Burst ^tCCD S and ^tCCD L Examples

Notes: 1. ^tCCD_S; CAS_n-to-CAS_n delay (short). Applies to consecutive CAS_n to different bank groups (T0 to T4). 2. ^tCCD_L; CAS_n-to-CAS_n delay (long). Applies to consecutive CAS_n to the same bank group (T4 to T10).

- Notes: 1. ^tRRD_S; ACTIVATE-to-ACTIVATE command period (short); applies to consecutive ACTIVATE commands to different bank groups (T0 and T4).
	- 2. ^tRRD_L; ACTIVATE-to-ACTIVATE command period (long); applies to consecutive ACTIVATE commands to the different banks in the same bank group (T4 and T10).

Note: 1. ^tWTR_S: delay from start of internal write transaction to internal READ command to a different bank group.

Note: 1. ^tWTR_L: delay from start of internal write transaction to internal READ command to the same bank group.

READ Operation

Read Timing Definitions

The read timings shown below are applicable in normal operation mode, that is, when the DLL is enabled and locked.

Note:^tDQSQ = both rising/falling edges of DQS; no ^tAC defined.

Rising data strobe edge parameters:

- ^tDQSCK (MIN)/(MAX) describes the allowed range for a rising data strobe edge relative to CK.
- ^tDQSCK is the actual position of a rising strobe edge relative to CK.
- ^tQSH describes the DQS differential output HIGH time.
- ^tDQSQ describes the latest valid transition of the associated DQ pins.
- ^tQH describes the earliest invalid transition of the associated DQ pins.

Falling data strobe edge parameters:

- ^tQSL describes the DQS differential output LOW time.
- ^tDQSQ describes the latest valid transition of the associated DQ pins.
- ^tQH describes the earliest invalid transition of the associated DQ pins.

Figure 124: Read Timing Definition

Table 71: Read-to-Write and Write-to-Read Command Intervals

Notes: 1. These timings require extended calibrations times ^tZQinit and ^tZQCS.

- 2. RBL: READ burst length associated with READ command, RBL = 8 for fixed 8 and on-the-fly mode 8 and RBL = 4 for fixed BC4 and on-the-fly mode BC4.
- 3. WBL: WRITE burst length associated with WRITE command, WBL = 8 for fixed 8 and on-the-fly mode 8 or BC4 and WBL = 4 for fixed BC4 only.

Read Timing – Clock-to-Data Strobe Relationship

The clock-to-data strobe relationship shown below is applicable in normal operation mode, that is, when the DLL is enabled and locked.

Rising data strobe edge parameters:

- ^tDQSCK (MIN)/(MAX) describes the allowed range for a rising data strobe edge relative to CK.
- ^tDQSCK is the actual position of a rising strobe edge relative to CK.
- ^tQSH describes the data strobe high pulse width.
- ^tHZ(DQS) DQS strobe going to high, nondrive level (shown in the postamble section of the figure below).

Falling data strobe edge parameters:

- ^tQSL describes the data strobe low pulse width.
- ^tLZ(DQS) DQS strobe going to low, initial drive level (shown in the preamble section of the figure below).

Figure 125: Clock-to-Data Strobe Relationship

Notes: 1. Within a burst, the rising strobe edge will vary within ^tDQSCKi while at the same voltage and temperature. However, when the device, voltage, and temperature variations are incorporated, the rising strobe edge variance window can shift between ^tDQSCK (MIN) and ^tDQSCK (MAX).

A timing of this window's right edge (latest) from rising CK_t, CK_c is limited by a device's actual ^tDQSCK (MAX). A timing of this window's left inside edge (earliest) from rising CK_t, CK_c is limited by tDQSCK (MIN).

2. Notwithstanding Note 1, a rising strobe edge with $tDQSCK$ (MAX) at $T(n)$ can not be immediately followed by a rising strobe edge with ^tDQSCK (MIN) at $T(n + 1)$ because other timing relationships (^tQSH, ^tQSL) exist: if t DQSCK(n + 1) < 0: t DQSCK(n) < 1.0 t CK - (t QSH (MIN) + t QSL (MIN)) - t D QSCK(n + 1) |.

- 3. The DQS_t, DQS_c differential output HIGH time is defined by tQSH, and the DQS_t, DQS_c differential output LOW time is defined by t QSL.
- 4. tLZ(DQS) MIN and tHZ(DQS) MIN are not tied to tDQSCK (MIN) (early strobe case), and tLZ(DQS) MAX and ^tHZ(DQS) MAX are not tied to ^tDQSCK (MAX) (late strobe case).
- 5. The minimum pulse width of READ preamble is defined by ^tRPRE (MIN).
- 6. The maximum READ postamble is bound by ^tDQSCK (MIN) plus ^tQSH (MIN) on the left side and ^tHZDSQ (MAX) on the right side.
- 7. The minimum pulse width of READ postamble is defined by ^tRPST (MIN).
- 8. The maximum READ preamble is bound by ^tLZDQS (MIN) on the left side and ^tDQSCK (MAX) on the right side.

Read Timing – Data Strobe-to-Data Relationship

The data strobe-to-data relationship is shown below and is applied when the DLL is enabled and locked.

Note:tDQSQ: both rising/falling edges of DQS; no tAC defined.

Rising data strobe edge parameters:

- ^tDQSQ describes the latest valid transition of the associated DQ pins.
- ^tQH describes the earliest invalid transition of the associated DQ pins.

Falling data strobe edge parameters:

- ^tDQSQ describes the latest valid transition of the associated DQ pins.
- ^tQH describes the earliest invalid transition of the associated DQ pins.

Data valid window parameters:

- ^tDVWd is the Data Valid Window per device per UI and is derived from [tQH tDQSQ] of each UI on a given DRAM
- ^tDVWp is the Data Valid Window per pin per UI and is derived [tQH tDQSQ] of each UI on a pin of a given DRAM

Figure 126: Data Strobe-to-Data Relationship

Notes: 1. BL = 8, RL = 11 (AL = 0, CL = 1), Premable = 1^t CK.

- 2. D_{OUT} $n =$ data-out from column n .
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during READ commands at T0.
- 5. Output timings are referenced to V_{DDO} , and DLL on for locking.
- 6. ^tDQSQ defines the skew between DQS to data and does not define DQS to clock.

7. Early data transitions may not always happen at the same DQ. Data transitions of a DQ can vary (either early or late) within a burst.

^tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) Calculations

^tHZ and ^tLZ transitions occur in the same time window as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving ${}^tHZ(DQS)$ and ${}^tHZ(DQ)$, or begins driving ${}^tLZ(DQS)$ and ${}^tLZ(DQ)$. The figure below shows a method to calculate the point when the device is no longer driving $HZ(DQS)$ and $HZ(DQ)$, or begins driving $t_{\text{LZ}(DQS)}$ and $t_{\text{LZ}(DQ)}$, by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. ${}^tLZ(DQS)$, ${}^tLZ(DQ)$, ^tHZ(DQS), and tHZ(DQ) are defined as singled-ended parameters.

Figure 127: tLZ and tHZ Method for Calculating Transitions and Endpoints

Notes: 1. V_{sw1} = (0.70 - 0.04) \times V_{DDQ} for both ^tLZ and ^tHZ.

- 2. $V_{sw2} = (0.70 + 0.04) \times V_{DDO}$ for both ^tLZ and ^tHZ.
- 3. Extrapolated point (low level) = $V_{DDQ}/(50 + 34) \times 34 = 0.4 \times V_{DDQ}$ Driver impedance = RZQ/7 = 34 V_{TT} test load = 50 to V_{DDO} .

^tRPRE Calculation

Figure 128: ^tRPRE Method for Calculating Transitions and Endpoints

- 2. $V_{sw2} = (0.30 + 0.04) \times V_{DDO}$.
- 3. DQS_t and DQS_c low level = $V_{DDQ}/(50 + 34) \times 34 = 0.4 \times V_{DDQ}$ Driver impedance = $RZQ/7 = 34$ V_{TT} test load = 50 to V_{DDQ} .

^tRPST Calculation

Figure 129: tRPST Method for Calculating Transitions and Endpoints

Notes: 1. $V_{sw1} = (-0.3 - 0.04) \times V_{DDQ}$.

- 2. $V_{sw2} = (-0.30 + 0.04) \times V_{DDQ}$.
- 3. DQS_t and DQS_c low level = $V_{DDQ}/(50 + 34) \times 34 = 0.4 \times V_{DDQ}$ Driver impedance = RZQ/7 = 34 V_{TT} test load = 50 to V_{DDQ} .

READ Burst Operation

DDR4 READ commands support bursts of BL8 (fixed), BC4 (fixed), and BL8/BC4 on-the-fly (OTF); OTF uses address A12 to control OTF when OTF is enabled:

- A12 = 0, BC4 (BC4 = burst chop)
- $A12 = 1$, BL8

READ commands can issue precharge automatically with a READ with auto precharge command (RDA), and is enabled by A10 HIGH:

- READ command with A10 = 0 (RD) performs standard read, bank remains active after READ burst.
- READ command with A10 = 1 (RDA) performs read with auto precharge, bank goes in to precharge after READ burst.

Figure 130: READ Burst Operation, $RL = 11$ (AL = 0, CL = 11, BL8)

Notes: 1. BL8, RL = 0, AL = 0, CL = 11, Preamble = 1^t CK.

- 2. DO *n* = data-out from column *n*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0 $[1:0] = 00$ or MR0 $[1:0] = 01$ and A12 = 1 during READ command at T0.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 131: READ Burst Operation, RL = 21 (AL = 10, CL = 11, BL8)

- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ command at T0.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

READ Operation Followed by Another READ Operation

Notes: 1. BL8, $AL = 0$, $CL = 11$, Preamble = 1^tCK.

- 2. DO *n* (or *b*) = data-out from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and T4.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 133: Consecutive READ (BL8) with 2tCK Preamble in Different Bank Group

Notes: 1. BL8, $AL = 0$, $CL = 11$, Preamble = 2^tCK .

- 2. DO *n* (or *b*) = data-out from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and T4.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 134: Nonconsecutive READ (BL8) with 1^tCK Preamble in Same or Different Bank Group

Notes: 1. BL8, $AL = 0$, $CL = 11$, Preamble = 1^tCK, ^tCCD_S/L = 5.

2. DO *n* (or *b*) = data-out from column *n* (or column *b*).

3. DES commands are shown for ease of illustration; other commands may be valid at these times.

4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and T5.

5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 135: Nonconsecutive READ (BL8) with 2^tCK Preamble in Same or Different Bank Group

Notes: 1. BL8, $AL = 0$, $CL = 11$, Preamble = 2^tCK , ^tCCD S/L = 6.

- 2. DO *n* (or *b*) = data-out from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during READ commands at T0 and T6.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.
- 6. 6 ^tCCD_S/L = 5 isn't allowed in 2^tCK preamble mode.

Figure 136: READ (BC4) to READ (BC4) with 1^tCK Preamble in Different Bank Group

Notes: 1. BL8, $AL = 0$, $CL = 11$, Preamble = 1^tCK.

- 2. DO *n* (or *b*) = data-out from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by either MR0[1:0] = 10 or MR0[1:0] = 01 and A12 = 0 during READ commands at T0 and T4.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 137: READ (BC4) to READ (BC4) with 2^tCK Preamble in Different Bank Group

 $\binom{n}{k}$ Time Break $\binom{n}{k}$ Transitioning Data $\binom{n}{k}$ Don't Care

Notes: 1. BL8, $AL = 0$, $CL = 11$, Preamble = 2^tCK .

- 2. DO *n* (or *b*) = data-out from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by either MR0[1:0] = 10 or MR0[1:0] = 01 and A12 = 0 during READ commands at T0 and T4.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 138: READ (BL8) to READ (BC4) OTF with 1^tCK Preamble in Different Bank Group

Notes: 1. BL = 8, AL = 0, CL = 11, Preamble = 1^tCK .

- 2. DO *n* (or *b*) = data-out from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T0. BC4 setting activated by $MR0[1:0] = 01$ and $A12 = 0$ during READ commands at T4.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 139: READ (BL8) to READ (BC4) OTF with 2tCK Preamble in Different Bank Group

 $\binom{n}{k}$ Time Break $\binom{n}{k}$ Transitioning Data $\binom{n}{k}$ Don't Care

Notes: 1. BL = 8, AL = 0, CL = 11, Preamble = 2^t CK.

- 2. DO *n* (or *b*) = data-out from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T0. BC4 setting activated by $MR0[1:0] = 01$ and A12 = 0 during READ commands at T4.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 140: READ (BC4) to READ (BL8) OTF with 1^tCK Preamble in Different Bank Group

Notes: 1. BL = 8, AL = 0, CL = 11, Preamble = 1^tCK .

- 2. DO *n* (or *b*) = data-out from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during READ commands at T0. BL8 setting activated by $MR0[1:0] = 01$ and $A12 = 1$ during READ commands at T4.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 141: READ (BC4) to READ (BL8) OTF with 2^tCK Preamble in Different Bank Group

Notes: 1. BL = 8, AL = 0, CL = 11, Preamble = 2^t CK.

- 2. DO *n* (or *b*) = data-out from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during READ commands at T0. BL8 setting activated by $MR0[1:0] = 01$ and $A12 = 1$ during READ commands at T4.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

READ Operation Followed by WRITE Operation

Figure 142: READ (BL8) to WRITE (BL8) with 1^tCK Preamble in Same or Different Bank Group

- Notes: 1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 1^tCK, WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1^tCK. 2. DO *n* = data-out from column *n*; DI *b* = data-in from column *b*.
	-
	- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
	- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and WRITE commands at T8.
	- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

Figure 143: READ (BL8) to WRITE (BL8) with 2^tCK Preamble in Same or Different Bank Group

- Notes: 1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 2^tCK , WL = 10 (CWL = 9+1 [see Note 5], AL = 0), WRITE preamble = 2^t CK.
	- 2. DO *n* = data-out from column *n*; DI *b* = data-in from column *b*.
	- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
	- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and WRITE commands at T8.
	- 5. When operating in 2^tCK WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting.
	- 6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

Figure 144: READ (BC4) OTF to WRITE (BC4) OTF with 1^tCK Preamble in Same or Different Bank Group

Notes: 1. BC = 4, RL = 11 (CL = 11, AL = 0), READ preamble = 1^tCK, WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1^tCK. 2. DO *n* = data-out from column *n*; DI *b* = data-in from column *b*.

- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 (OTF) setting activated by MR0[1:0] = 01 and A12 = 0 during READ commands at T0 and WRITE commands at T6.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

Figure 145: READ (BC4) OTF to WRITE (BC4) OTF with 2tCK Preamble in Same or Different Bank Group

Notes: 1. BC = 4, RL = 11 (CL = 11, AL = 0), READ preamble = 2 ^tCK, WL = 10 (CWL = 9 + 1 [see Note 5], AL = 0), WRITE preamble = 2^tCK .

- 2. DO *n* = data-out from column *n*; DI *b* = data-in from column *b*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 (OTF) setting activated by MR0[1:0] = 01 and A12 = 0 during READ commands at T0 and WRITE commands at T6.
- 5. When operating in 2tCK WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting.
- 6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

Figure 146: READ (BC4) Fixed to WRITE (BC4) Fixed with 1^tCK Preamble in Same or Different Bank Group

Notes: 1. BC = 4, RL = 11 (CL = 11, AL = 0), READ preamble = 1^tCK, WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1^tCK. 2. DO *n* = data-out from column *n*; DI *b* = data-in from column *b*.

3. DES commands are shown for ease of illustration; other commands may be valid at these times.

4. BC4 (fixed) setting activated by MR0[1:0] = 01.

5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

Figure 147: READ (BC4) Fixed to WRITE (BC4) Fixed with 2^tCK Preamble in Same or Different Bank Group

Notes: 1. BC = 4, RL = 11 (CL = 11, AL = 0), READ preamble = 2^tCK , WL = 9 (CWL = 9 + 1 [see Note 5], AL = 0), WRITE preamble = 2^tCK .

2. DO *n* = data-out from column *n*; DI *b* = data-in from column *b*.

- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 (fixed) setting activated by MR0 $[1:0] = 10$.
- 5. When operating in 2^tCK WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting.
- 6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

Figure 148: READ (BC4) to WRITE (BL8) OTF with 1^tCK Preamble in Same or Different Bank Group

Notes: 1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 1^tCK, WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1^tCK. 2. DO *n* = data-out from column *n*; DI *b* = data-in from column *b*.

- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T0.
- BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T6.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

Figure 149: READ (BC4) to WRITE (BL8) OTF with 2^tCK Preamble in Same or Different Bank Group

Notes: 1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 2^tCK , WL = 10 (CWL = 9 + 1 [see Note 5], AL = 0), WRITE preamble = 2^tCK .

- 2. DO *n* = data-out from column *n*; DI *b* = data-in from column *b*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0 $[1:0] = 01$ and A12 = 0 during WRITE commands at T0. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T6.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

Figure 150: READ (BL8) to WRITE (BC4) OTF with 1^tCK Preamble in Same or Different Bank Group

Notes: 1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 1^tCK, WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1^tCK. 2. DO *n* = data-out from column *n*; DI *b* = data-in from column *b*.

- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T0.
	- BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T8.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

Figure 151: READ (BL8) to WRITE (BC4) OTF with 2tCK Preamble in Same or Different Bank Group

Notes: 1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 2^tCK , WL = 10 (CWL = 9 + 1 [see Note 5], AL = 0), WRITE preamble = 2^tCK .

- 2. DO *n* = data-out from column *n*; DI *b* = data-in from column *b*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T0. BC4 setting activated by MR0 $[1:0] = 01$ and A12 = 0 during WRITE commands at T8.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

READ Operation Followed by PRECHARGE Operation

The minimum external READ command to PRECHARGE command spacing to the same bank is equal to AL + ^tRTP with ^tRTP being the internal READ command to PRECHARGE command delay. Note that the minimum ACT to PRE timing, tRAS, must be satisfied as well. The minimum value for the internal READ command to PRECHARGE command delay is given by tRTP (MIN) = MAX (4 × *n*CK, 7.5ns). A new bank ACTIVATE command may be issued to the same bank if the following two conditions are satisfied simultaneously:

- The minimum RAS precharge time (tRP [MIN]) has been satisfied from the clock at which the precharge begins.
- The minimum RAS cycle time (^tRC [MIN]) from the previous bank activation has been satisfied.

Figure 152: READ to PRECHARGE with 1^tCK Preamble

Notes: 1. RL = 11 (CL = 11, AL = 0), Preamble = 1^tCK , $^tRTP = 6$, $^tRP = 11$.

- 2. DO *n* = data-out from column *n*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. The example assumes that ^tRAS (MIN) is satisfied at the PRECHARGE command time (T7) and that ^tRC (MIN) is satisfied at the next ACTIVATE command time (T18).
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 153: READ to PRECHARGE with 2^tCK Preamble

Notes: 1. RL = 11 (CL = 11, AL = 0), Preamble = 2^tCK , $^tRTP = 6$, $^tRP = 11$.

- 2. DO *n* = data-out from column *n*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. The example assumes that ^tRAS (MIN) is satisfied at the PRECHARGE command time (T7) and that ^tRC (MIN) is satisfied at the next ACTIVATE command time (T18).
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 154: READ to PRECHARGE with Additive Latency and 1^tCK Preamble

Notes: 1. RL = 20 (CL = 11, AL = CL - 2), Preamble = 1^tCK , $^tRTP = 6$, $^tRP = 11$.</sup></sup>

- 2. DO *n* = data-out from column *n*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. The example assumes that ^tRAS (MIN) is satisfied at the PRECHARGE command time (T16) and that ^tRC (MIN) is satisfied at the next ACTIVATE command time (T27).
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 155: READ with Auto Precharge and 1^tCK Preamble

Notes: 1. RL = 11 (CL = 11, AL = 0), Preamble = 1^tCK , $^tRTP = 6$, $^tRP = 11$.

2. DO *n* = data-out from column *n*.

- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. $RTP = 6$ setting activated by MR0[A11:9 = 001].
- 5. The example assumes that ^tRC (MIN) is satisfied at the next ACTIVATE command time (T18).
- 6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 156: READ with Auto Precharge, Additive Latency, and 1tCK Preamble

Notes: 1. RL = 20 (CL = 11, AL = CL - 2), Preamble = 1^tCK, ^tRTP = 6, ^tRP = 11.

- 2. DO *n* = data-out from column *n*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. $RTP = 6$ setting activated by MR0[11:9] = 001.
- 5. The example assumes that ^tRC (MIN) is satisfied at the next ACTIVATE command time (T27).
- 6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

READ Operation with Read Data Bus Inversion (DBI)

Notes: 1. BL = 8, AL = 0, CL = 11, Preamble = 1^t CK, RL = 11 + 2 (Read DBI adder).

- 2. DO *n* (or *b*) = data-out from column *n* (or *b*); DBI *n* (or *b*) = data bus inversion from column *n* (or *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and T4.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Enable.

READ Operation with Command/Address Parity (CA Parity)

Figure 158: Consecutive READ (BL8) with 1^tCK Preamble and CA Parity in Different Bank Group

Notes: 1. BL = 8, AL = 0, CL = 11, PL = 4, (RL = CL + AL + PL = 15), Preamble = 1^tCK .

- 2. DO *n* (or *b*) = data-out from column *n* (or *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[A1:A0 = 00] or MR0[A1:A0 = 01] and A12 = 1 during READ commands at T0 and T4.
- 5. CA parity = Enable, CS to CA latency = Disable, Read DBI = Disable.

Figure 159: READ (BL8) to WRITE (BL8) with 1tCK Preamble and CA Parity in Same or Different Bank Group

Notes: 1. BL = 8, AL = 0, CL = 11, PL = 4, (RL = CL + AL + PL = 15), READ preamble = 1^tCK, CWL = 9, AL = 0, PL = 4, (WL = CL $+$ AL $+$ PL = 13), WRITE preamble = 1^tCK.

- 2. DO *n* = data-out from column *n*, DI *b* = data-in from column *b*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and WRITE command at T8.
- 5. CA parity = Enable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

READ Followed by WRITE with CRC Enabled

Figure 160: READ (BL8) to WRITE (BL8 or BC4: OTF) with 1tCK Preamble and Write CRC in Same or Different Bank Group

- Notes: 1. BL = 8 (or BC = 4: OTF for Write), RL = 11 (CL = 11, AL = 0), READ preamble = 1^tCK , WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1^tCK .
	- 2. DO *n* = data-out from column *n*, DI *b* = data-in from column *b*.
	- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
	- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and WRITE commands at T8.
	- 5. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T8.
	- 6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Enable.

Figure 161: READ (BC4: Fixed) to WRITE (BC4: Fixed) with 1tCK Preamble and Write CRC in Same or Different Bank Group

Notes: 1. BC = 4 (Fixed), RL = 11 (CL = 11, AL = 0), READ preamble = 1^tCK , WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1 ^tCK.

- 2. DO *n* = data-out from column *n*, DI *b* = data-in from column *b*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0 $[1:0] = 10$.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Enable.

READ Operation with Command/Address Latency (CAL) Enabled

Figure 162: Consecutive READ (BL8) with CAL (3^tCK) and 1^tCK Preamble in Different Bank Group

Notes: 1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 1^tCK .

- 2. DI *n* (or *b*) = data-in from column *n* (or *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T3 and T7.
- 5. CA parity = Disable, CS to CA latency = Enable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
- 6. Enabling CAL mode does not impact ODT control timings. The same timing relationship relative to the command/address bus as when CAL is disabled should be maintained.

Figure 163: Consecutive READ (BL8) with CAL (4^tCK) and 1^tCK Preamble in Different Bank Group

Notes: 1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 1° CK.

- 2. DI *n* (or *b*) = data-in from column *n* (or *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T3 and T8.
- 5. CA parity = Disable, CS to CA latency = Enable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
- 6. Enabling CAL mode does not impact ODT control timings. The same timing relationship relative to the command/address bus as when CAL is disabled should be maintained.

WRITE Operation

Write Timing Definitions

The write timings shown in the following figures are applicable in normal operation mode, that is, when the DLL is enabled and locked.

Write Timing – Clock-to-Data Strobe Relationship

The clock-to-data strobe relationship is shown below and is applicable in normal operation mode, that is, when the DLL is enabled and locked.

Rising data strobe edge parameters:

- tDQSS (MIN) to ^tDQSS (MAX) describes the allowed range for a rising data strobe edge relative to CK.
- ^tDQSS is the actual position of a rising strobe edge relative to CK.
- ^tDQSH describes the data strobe high pulse width.
- ^tWPST strobe going to HIGH, nondrive level (shown in the postamble section of the graphic below).

Falling data strobe edge parameters:

- ^tDQSL describes the data strobe low pulse width.
- ^tWPRE strobe going to LOW, initial drive level (shown in the preamble section of the graphic below).

Figure 164: Write Timing Definition

- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.
- 5. ^tDQSS must be met at each rising clock edge.

^tWPRE Calculation

Figure 165: tWPRE Method for Calculating Transitions and Endpoints

^tWPST Calculation

Figure 166: tWPST Method for Calculating Transitions and Endpoints

Notes: 1. $V_{sw1} = (0.9) \times V_{IL,diff, DQS}$. 2. $V_{sw2} = (0.1) \times V_{IL,diff, DOS}$.

Write Timing – Data Strobe-to-Data Relationship

The DQ input receiver uses a compliance mask (Rx) for voltage and timing as shown in the figure below. The receiver mask (Rx mask) defines the area where the input signal must not encroach in order for the DRAM input receiver to be able to successfully capture a valid input signal. The Rx mask is not the valid data-eye. TdiVW and V_{divW} define the absolute maximum Rx mask.

Figure 167: Rx Compliance Mask

VCENTDO, midpoint is defined as the midpoint between the largest VREFDQ voltage level and the smallest V_{REFDO} voltage level across all DQ pins for a given DRAM. Each DQ pin's V_{REFDO} is defined by the center (widest opening) of the cumulative data input eye as depicted in the following figure. This means a DRAM's level variation is accounted for within the DRAM Rx mask. The DRAM V_{REFDO} level will be set by the system to account for R_{ON} and ODT settings.

Figure 168: V_{CENT_DQ} V_{REFDQ} Voltage Variation

The following figure shows the Rx mask requirements both from a midpoint-to-midpoint reference (left side) and from an edge-to-edge reference. The intent is not to add any new requirement or specification between the two but rather how to convert the relationship between the two methodologies. The minimum data-eye shown in the composite view is not actually obtainable due to the minimum pulse width requirement.

Figure 169: Rx Mask DQ-to-DQS Timings

Notes: 1. DQx represents an optimally centered mask. DQy represents earliest valid mask.

DQz represents latest valid mask.

- 2. DRAMa represents a DRAM without any DQS/DQ skews. DRAMb represents a DRAM with early skews (negative ^tDQS2DQ). DRAMc represents a DRAM with delayed skews (positive ^tDQS2DQ).
- 3. This figure shows the skew allowed between DRAM-to-DRAM and between DQ-to-DQ for a DRAM. Signals assume data is center-aligned at DRAM latch.

TdiPW is not shown; composite data-eyes shown would violate TdiPW.

 $V_{\text{CENTDQ},midpoint}$ is not shown but is assumed to be midpoint of $V_{\text{div}W}$.

The previous figure shows the basic Rx mask requirements. Converting the Rx mask requirements to a classical DQ-to-DQS relationship is shown in the following figure. It should become apparent that DRAM write training is required to take full advantage of the Rx mask.

Figure 170: Rx Mask DQ-to-DQS DRAM-Based Timings

- Notes: 1. DQx represents an optimally centered mask. DQy represents earliest valid mask. DQz represents latest valid mask.
	- 2. *Skew = $tDQS2DQ + 0.5 \times TdIVW$ DRAMa represents a DRAM without any DQS/DQ skews. DRAMb represents a DRAM with the earliest skews (negative ^tDQS2DQ, ^tDQSy > *Skew). DRAMc represents a DRAM with the latest skews (positive $tDQS2DQ$, $tDQHz > *Skew$).
	- 3. ^tDS/tDH are traditional data-eye setup/hold edges at DC levels. ^tDS and tDH are not specified; tDH and tDS may be any value provided the pulse width and Rx mask limits are not violated. t DH (MIN) > TdiVW + t DS (MIN) + t DQ2DQ.

The DDR4 SDRAM's input receivers are expected to capture the input data with an Rx mask of TdiVW provided the minimum pulse width is satisfied. The DRAM controller will have to train the data input buffer to utilize the Rx mask specifications to this maximum benefit. If the DRAM controller does not train the data input buffers, then the worst case limits have to be used for the Rx mask (TdiVW + $2 \times$ ^tDQS2DQ), which will generally be the classical minimum (tDS and tDH) and is required as well.

Figure 171: Example of Data Input Requirements Without Training

WRITE Burst Operation

The following write timing diagrams are intended to help understand each write parameter's meaning and are only examples. Each parameter will be defined in detail separately. In these write timing diagrams, CK and DQS are shown aligned, and DQS and DQ are shown center-aligned for the purpose of illustration.

DDR4 WRITE command supports bursts of BL8 (fixed), BC4 (fixed), and BL8/BC4 on-the-fly (OTF); OTF uses address A12 to control OTF when OTF is enabled:

- A12 = 0, BC4 (BC4 = burst chop)
- $A12 = 1$, BL8

WRITE commands can issue precharge automatically with a WRITE with auto precharge (WRA) command, which is enabled by A10 HIGH.

- WRITE command with $A10 = 0$ (WR) performs standard write, bank remains active after WRITE burst
- WRITE command with A10 = 1 (WRA) performs write with auto precharge, bank goes into precharge after WRITE burst

The DATA MASK (DM) function is supported for the x8 and x16 configurations only (the DM function is not supported on x4 devices). The DM function shares a common pin with the DBI_n and TDQS functions. The DM function only applies to WRITE operations and cannot be enabled at the same time the DBI function is enabled.

- If DM n is sampled LOW on a given byte lane, the DRAM masks the write data received on the DQ inputs.
- If DM_n is sampled HIGH on a given byte lane, the DRAM does not mask the data and writes this data into the DRAM core.
- If CRC write is enabled, then DM enabled (via MRS) will be selected between write CRC nonpersistent mode (DM disabled) and write CRC persistent mode (DM enabled).

Notes: 1. BL8, WL = 0, AL = 0, CWL = 9, Preamble = 1° CK.

- 2. DI *n* = Data-in from column *n*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.
- 5. CA parity = Disable, CS to CA Latency = Disable, Read DBI = Disable.

Figure 173: WRITE Burst Operation, WL = 19 (AL = 10, CWL = 9, BL8)

Notes: 1. BL8, WL = 19, AL = 10 (CL - 1), CWL = 9, Preamble = 1^tCK .

2. DI *n* = data-in from column *n*.

- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

WRITE Operation Followed by Another WRITE Operation

Figure 174: Consecutive WRITE (BL8) with 1^tCK Preamble in Different Bank Group

Notes: 1. BL8, $AL = 0$, CWL = 9, Preamble = 1^tCK.

- 2. DI *n* (or *b*) = data-in from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T4.
- 5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
- 6. The write recovery time (tWR) and write timing parameter (tWTR) are referenced from the first rising clock edge after the last write data shown at T17.

Figure 175: Consecutive WRITE (BL8) with 2^tCK Preamble in Different Bank Group

Notes: 1. BL8, AL = 0, CWL = $9 + 1 = 10$ (see Note 7), Preamble = 2^{t} CK.

- 2. DI *n* (or *b*) = data-in from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T4.
- 5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
- 6. The write recovery time (tWR) and write timing parameter (tWTR) are referenced from the first rising clock edge after the last write data shown at T17.
- 7. When operating in 2tCK WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable ^tCK range, which means CWL = 9 is not allowed when operating in 2^tCK WRITE preamble mode.

Figure 176: Nonconsecutive WRITE (BL8) with 1^tCK Preamble in Same or Different Bank Group

Notes: 1. BL8, $AL = 0$, CWL = 9, Preamble = 1^tCK, ^tCCD_S/L = 5^tCK.

- 2. DI *n* (or *b*) = data-in from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T5.
- 5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
- 6. The write recovery time (tWR) and write timing parameter (tWTR) are referenced from the first rising clock edge after the last write data shown at T18.

Figure 177: Nonconsecutive WRITE (BL8) with 2^tCK Preamble in Same or Different Bank Group

Notes: 1. BL8, AL = 0, CWL = $9 + 1 = 10$ (see Note 8), Preamble = $2^{t}CK$, ^tCCD_S/L = $6^{t}CK$.

- 2. DI *n* (or *b*) = data-in from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T6.
- 5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
- 6. ^tCCD S/L = 5 isn't allowed in 2^tCK preamble mode.
- 7. The write recovery time (tWR) and write timing parameter (tWTR) are referenced from the first rising clock edge after the last write data shown at T20.
- 8. When operating in 2^tCK WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable ^tCK range, which means CWL = 9 is not allowed when operating in 2^tCK WRITE preamble mode.

Figure 178: WRITE (BC4) OTF to WRITE (BC4) OTF with 1^tCK Preamble in Different Bank Group

Notes: 1. BC4, $AL = 0$, CWL = 9, Preamble = 1^tCK.

- 2. DI *n* (or *b*) = data-in from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T0 and T4.
- 5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
- 6. The write recovery time (tWR) and write timing parameter (tWTR) are referenced from the first rising clock edge after the last write data shown at T17.

Figure 179: WRITE (BC4) OTF to WRITE (BC4) OTF with 2^tCK Preamble in Different Bank Group

 $\binom{n}{k}$ Time Break $\binom{n}{k}$ Transitioning Data $\binom{n}{k}$ Don't Care

Notes: 1. BC4, AL = 0, CWL = $9 + 1 = 10$ (see Note 7), Preamble = 2^{t} CK.

- 2. DI *n* (or *b*) = data-in from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T4.
- 5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
- 6. The write recovery time ('WR) and write timing parameter ('WTR) are referenced from the first rising clock edge after the last write data shown at T18.
- 7. When operating in 2tCK WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable ^tCK range, which means CWL = 9 is not allowed when operating in 2^tCK WRITE preamble mode.

Figure 180: WRITE (BC4) Fixed to WRITE (BC4) Fixed with 1^tCK Preamble in Different Bank Group

Notes: 1. BC4, $AL = 0$, CWL = 9, Preamble = 1^tCK.

- 2. DI *n* (or *b*) = data-in from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 (fixed) setting activated by MR0 $[1:0] = 10$.
- 5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
- 6. The write recovery time (tWR) and write timing parameter (tWTR) are referenced from the first rising clock edge after the last write data shown at T15.

Figure 181: WRITE (BL8) to WRITE (BC4) OTF with 1^tCK Preamble in Different Bank Group

 $\binom{n}{k}$ Time Break $\binom{n}{k}$ Transitioning Data $\binom{n}{k}$ Don't Care

Notes: 1. BL = $8/BC = 4$, AL = 0, CL = 9, Preamble = 1^tCK .

- 2. DI *n* (or *b*) = data-in from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.

BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T4.

- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Disable.
- 6. The write recovery time (tWR) and write timing parameter (tWTR) are referenced from the first rising clock edge after the last write data shown at T17.

Figure 182: WRITE (BC4) OTF to WRITE (BL8) with 1^tCK Preamble in Different Bank Group

Notes: 1. BL = $8/BC = 4$, AL = 0, CL = 9, Preamble = 1^tCK .

- 2. DI *n* (or *b*) = data-in from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T0.
- BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during WRITE command at T4.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Disable.
- 6. The write recovery time (tWR) and write timing parameter (tWTR) are referenced from the first rising clock edge after the last write data shown at T17.

WRITE Operation Followed by READ Operation

Figure 183: WRITE (BL8) to READ (BL8) with 1^tCK Preamble in Different Bank Group

Notes: 1. BL = 8, WL = 9 (CWL = 9, AL = 0), CL = 11, READ preamble = 1^tCK , WRITE preamble = 1^tCK .

- 2. DI *b* = data-in from column *b*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0 and READ command at T15.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
- 6. The write timing parameter ('WTR_S) is referenced from the first rising clock edge after the last write data shown at T13.

Figure 184: WRITE (BL8) to READ (BL8) with 1^tCK Preamble in Same Bank Group

Notes: 1. BL = 8, WL = 9 (CWL = 9, AL = 0), CL = 11, READ preamble = 1^tCK, WRITE preamble = 1^tCK.

- 2. DI *b* = data-in from column *b*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0 and READ command at T17.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
- 6. The write timing parameter (^tWTR_L) is referenced from the first rising clock edge after the last write data shown at T13.

Figure 185: WRITE (BC4) OTF to READ (BC4) OTF with 1^tCK Preamble in Different Bank Group

Notes: 1. BC = 4, WL = 9 (CWL = 9, AL = 0), CL = 11, READ preamble = 1^tCK, WRITE preamble = 1^tCK. 2. DI *b* = data-in from column *b*.

- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T0 and READ command at T15.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
- 6. The write timing parameter (tWTR_S) is referenced from the first rising clock edge after the last write data shown at T13.

Figure 186: WRITE (BC4) OTF to READ (BC4) OTF with 1^tCK Preamble in Same Bank Group

Notes: 1. BC = 4, WL = 9 (CWL = 9, AL = 0), CL = 11, READ preamble = 1^tCK , WRITE preamble = 1^tCK .

- 2. DI *b* = data-in from column *b*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T0 and READ command at T17.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
- 6. The write timing parameter ('WTR_L) is referenced from the first rising clock edge after the last write data shown at T13.

Figure 187: WRITE (BC4) Fixed to READ (BC4) Fixed with 1 ^tCK Preamble in Different Bank Group

Notes: 1. BC = 4, WL = 9 (CWL = 9, AL = 0), CL = 11, READ preamble = 1 ^tCK, WRITE preamble = 1 ^tCK.

- 2. DI *b* = data-in from column *b*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0 $[1:0] = 10$.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
- 6. The write timing parameter (tWTR_S) is referenced from the first rising clock edge after the last write data shown at T11.

Figure 188: WRITE (BC4) Fixed to READ (BC4) Fixed with 1^tCK Preamble in Same Bank Group

Notes: 1. BC = 4, WL = 9 (CWL = 9, AL = 0), C L = 11, READ preamble = 1^tCK , WRITE preamble = 1^tCK .

- 2. DI *b* = data-in from column *b*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0 $[1:0] = 10$.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
- 6. The write timing parameter (tWTR_L) is referenced from the first rising clock edge after the last write data shown at T11.

WRITE Operation Followed by PRECHARGE Operation

The minimum external WRITE command to PRECHARGE command spacing is equal to WL (AL + CWL) plus either 4tCK (BL8/BC4-OTF) or 2tCK (BC4-fixed) plus tWR. The minimum ACT to PRE timing, tRAS, must be satisfied as well.

Figure 189: WRITE (BL8/BC4-OTF) to PRECHARGE with 1^tCK Preamble

Notes: 1. BL = 8 with BC4-OTF, WL = 9 (CWL = 9, AL = 0), Preamble = 1^tCK , $tWR = 12$.

- 2. DI *n* = data-in from column *n*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T0. BL8 setting activated by $MR0[1:0] = 00$ or $MR0[1:0] = 01$ and $A12 = 1$ during WRITE command at T0.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, CRC = Disable.
- 6. The write recovery time (tWR) is referenced from the first rising clock edge after the last write data shown at T13. tWR specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.

Figure 190: WRITE (BC4-Fixed) to PRECHARGE with 1^tCK Preamble

Notes: 1. BC4 = fixed, WL = 9 (CWL = 9, AL = 0), Preamble = 1^tCK , ^tWR = 12.

- 2. DI *n* = data-in from column *n*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0 $[1:0] = 10$.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, CRC = Disable.
- 6. The write recovery time (tWR) is referenced from the first rising clock edge after the last write data shown at T11. tWR specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.

Figure 191: WRITE (BL8/BC4-OTF) to Auto PRECHARGE with 1^tCK Preamble

Notes: 1. BL = 8 with BC4-OTF, WL = 9 (CWL = 9, AL = 0), Preamble = 1^{t} CK, $^{\text{t}}$ WR = 12.

- 2. DI *n* = data-in from column *n*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T0.
- BL8 setting activated by MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, CRC = Disable.
- 6. The write recovery time (tWR) is referenced from the first rising clock edge after the last write data shown at T13. tWR specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.

Figure 192: WRITE (BC4-Fixed) to Auto PRECHARGE with 1^tCK Preamble

Notes: 1. BC4 = fixed, WL = 9 (CWL = 9, AL = 0), Preamble = 1 ^tCK, ^tWR = 12.

- 2. DI *n* = data-in from column *n*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0[1:0] = 10.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, CRC = Disable.
- 6. The write recovery time (tWR) is referenced from the first rising clock edge after the last write data shown at T11. tWR specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.

WRITE Operation with WRITE DBI Enabled

Figure 193: WRITE (BL8/BC4-OTF) with 1^tCK Preamble and DBI

Notes: 1. BL = 8 with BC4-OTF, WL = 9 (CWL = 9, AL = 0), Preamble = 1^t CK.

- 2. DI *n* = data-in from column *n*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T0.
- BL8 setting activated by MR0 $[1:0] = 00$ or MR0 $[1:0] = 01$ and A12 = 1 during WRITE command at T0.
- 5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Enabled, Write CRC = Disabled.
- 6. The write recovery time (tWR_DBI) is referenced from the first rising clock edge after the last write data shown at T13.

Figure 194: WRITE (BC4-Fixed) with 1^tCK Preamble and DBI

Notes: 1. BC4 = fixed, WL = 9 (CWL = 9, AL = 0), Preamble = 1^t CK.

- 2. DI *n* = data-in from column *n*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by $MRO[1:0] = 10$.

5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Enabled, Write CRC = Disabled.

WRITE Operation with CA Parity Enabled

Figure 195: Consecutive Write (BL8) with 1^tCK Preamble and CA Parity in Different Bank Group

Notes: 1. BL = 8, WL = 9 (CWL = 13, AL = 0), Preamble = 1^t CK.

- 2. DI *n* = data-in from column *n*.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T4.
- 5. CA parity = Enable, CS to CA latency = Disable, Write DBI = Enabled, Write CRC = Disable.
- 6. The write recovery time (tWR) and write timing parameter (tWTR) are referenced from the first rising clock edge after the last write data shown at T21.

WRITE Operation with Write CRC Enabled

Figure 196: Consecutive WRITE (BL8/BC4-OTF) with 1^tCK Preamble and Write CRC in Same or Different Bank Group

Notes: 1. BL8/BC4-OTF, $AL = 0$, CWL = 9, Preamble = 1^tCK, ^tCCD S/L = 5^tCK.

- 2. DI *n* (or *b*) = data-in from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T5.
- 5. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T0 and T5.
- 6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Enable.
- 7. The write recovery time (tWR) and write timing parameter (tWTR) are referenced from the first rising clock edge after the last write data shown at T18.

Figure 197: Consecutive WRITE (BC4-Fixed) with 1^tCK Preamble and Write CRC in Same or Different Bank Group

Notes: 1. BC4-fixed, $AL = 0$, CWL = 9, Preamble = 1^tCK , $(CCD_S/L = 5^tCK$.

- 2. DI *n* (or *b*) = data-in from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BC4 setting activated by MR0[1:0] = 10 during WRITE commands at T0 and T5.
- 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Enable, DM = Disable.

6. The write recovery time (tWR) and write timing parameter (tWTR) are referenced from the first rising clock edge after the last write data shown at T16.

Figure 198: Nonconsecutive WRITE (BL8/BC4-OTF) with 1^tCK Preamble and Write CRC in Same or Different Bank Group

Notes: 1. BL8/BC4-OTF, AL = 0, CWL = 9, Preamble = 1 ^tCK, ^tCCD_S/L = 6 ^tCK.

- 2. DI *n* (or *b*) = data-in from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T6.
- 5. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T0 and T6.
- 6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Enable, DM = Disable.
- 7. The write recovery time (tWR) and write timing parameter (tWTR) are referenced from the first rising clock edge after the last write data shown at T19.

Figure 199: Nonconsecutive WRITE (BL8/BC4-OTF) with 2^tCK Preamble and Write CRC in Same or Different Bank Group

Notes: 1. BL8/BC4-OTF, AL = 0, CWL = $9 + 1 = 10$ (see Note 9), Preamble = 2^{t} CK, $^{\text{t}}$ CCD_S/L = 7^{t} CK (see Note 7). 2. DI *n* (or *b*) = data-in from column *n* (or column *b*).

- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T7.
- 5. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T0 and T7.
- 6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Enable, DM = Disable.
- 7. ^tCCD_S/L = 6^tCK is not allowed in 2^tCK preamble mode if minimum ^tCCD_S/L allowed in 1^tCK preamble mode would have been 6 clocks.
- 8. The write recovery time (tWR) and write timing parameter (tWTR) are referenced from the first rising clock edge after the last write data shown at T21.
- 9. When operating in 2^tCK WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable ^tCK range. That means CWL = 9 is not allowed when operating in 2^t CK WRITE preamble mode.

Figure 200: WRITE (BL8/BC4-OTF/Fixed) with 1^tCK Preamble and Write CRC in Same or Different Bank Group

Notes: 1. BL8/BC4, AL = 0, CWL = 9, Preamble = 1^tCK .

- 2. DI *n* (or *b*) = data-in from column *n* (or column *b*).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.
- 5. BC4 setting activated by either MR0[1:0] = 10 or MR0[1:0] = 01 and A12 = 0 during WRITE command at T0.
- 6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Enable, DM = Enable.
- 7. The write recovery time (^tWR_CRC_DM) and write timing parameter (^tWTR_S_CRC_DM/^tWTR_L_CRC_DM) are referenced from the first rising clock edge after the last write data shown at T13.

Write Timing Violations

Motivation

Generally, if timing parameters are violated, a complete reset/initialization procedure has to be initiated to make sure that the device works properly. However, for certain minor violations, it is desirable that the device is guaranteed not to "hang up" and that errors are limited to that specific operation. A minor violation does not include a major timing violation (for example, when a DQS strobe misses in the ^tDQSCK window).

For the following, it will be assumed that there are no timing violations with regard to the WRITE command itself (including ODT, and so on) and that it does satisfy all timing requirements not mentioned below.

Data Setup and Hold Violations

If the data-to-strobe timing requirements (5) , (DH) are violated, for any of the strobe edges associated with a WRITE burst, then wrong data might be written to the memory location addressed with this WRITE command.

In the example, the relevant strobe edges for WRITE Burst A are associated with the clock edges: T5, T5.5, T6, T6.5, T7, T7.5, T8, and T8.5.

Subsequent reads from that location might result in unpredictable read data; however, the device will work properly otherwise.

Strobe-to-Strobe and Strobe-to-Clock Violations

If the strobe timing requirements (^tDQSH, ^tDQSL, ^tWPRE, ^tWPST) or the strobe to clock timing requirements (^tDSS, ^tDSH, ^tDQSS) are violated, for any of the strobe edges associated with a WRITE burst, then wrong data might be written to the memory location addressed with the offending WRITE command. Subsequent reads from that location might result in unpredictable read data; however, the device will work properly otherwise with the following constraints:

- Both write CRC and data burst OTF are disabled; timing specifications other than ^tDQSH, ^tDQSL, tWPRE, tWPST, tDSS, tDSH, tDQSS are not violated.
- The offending write strobe (and preamble) arrive no earlier or later than six DQS transition edges from the WRITE latency position.
- A READ command following an offending WRITE command from any open bank is allowed.
- One or more subsequent WR or a subsequent WRA (to same bank as offending WR) may be issued ^tCCD L later, but incorrect data could be written. Subsequent WR and WRA can be either offending or non-offending writes. Reads from these writes may provide incorrect data.
- One or more subsequent WR or a subsequent WRA (to a different bank group) may be issued ^tCCD S later, but incorrect data could be written. Subsequent WR and WRA can be either offending or non-offending writes. Reads from these writes may provide incorrect data.
- After one or more precharge commands (PRE or PREA) are issued to the device after an offending WRITE command and all banks are in precharged state (idle state), a subsequent, non-offending WR or WRA to any open bank will be able to write correct data.

ZQ CALIBRATION Commands

A ZQ CALIBRATION command is used to calibrate DRAM R_{ON} and ODT values. The device needs a longer time to calibrate the output driver and on-die termination circuits at initialization and a relatively smaller time to perform periodic calibrations.

The ZQCL command is used to perform the initial calibration during the power-up initialization sequence. This command may be issued at any time by the controller depending on the system environment. The ZQCL command triggers the calibration engine inside the DRAM and, after calibration is achieved, the calibrated values are transferred from the calibration engine to DRAM I/O, which is reflected as an updated output driver and ODT values.

The first ZQCL command issued after reset is allowed a timing period of ^tZQinit to perform the full calibration and the transfer of values. All other ZQCL commands except the first ZQCL command issued after reset are allowed a timing period of ^tZQoper.

The ZQCS command is used to perform periodic calibrations to account for voltage and temperature variations. A shorter timing window is provided to perform the calibration and transfer of values as defined by timing parameter ^tZQCS. One ZQCS command can effectively correct a minimum of 0.5% (ZQ correction) of R_{ON} and R_{TT} impedance error within 64 *n*CK for all speed bins assuming the maximum sensitivities specified in the Output Driver and ODT Voltage and Temperature Sensitivity tables. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters. One method for calculating the interval between ZQCS commands, given the temperature ($T_{\text{drift rate}}$) and voltage ($V_{\text{drift rate}}$) drift rates that the device is subjected to in the application, is illustrated. The interval could be defined by the following formula:

> *ZQcorrection* (Tsense x Tdrift_rate) + (Vsense x Tdrift_rate)

Where $T_{\text{sense}} = MAX(dR_{TT}dT, dR_{ON}dTM)$ and $V_{\text{sense}} = MAX(dR_{TT}dV, dR_{ON}dVM)$ define the temperature and voltage sensitivities.

For example, if $T_{sens} = 1.5\%$ /°C, $V_{sens} = 0.15\%$ /mV, $T_{driftrate} = 1\degree C/sec$ and $V_{driftrate} = 15\degree C/sec$, then the interval between ZQCS commands is calculated as:

$$
\frac{0.5}{(1.5 \times 1) + (0.15 \times 15)} = 0.133 \quad 128ms
$$

No other activities should be performed on the DRAM channel by the controller for the duration of ^tZQinit, tZQoper, or tZQCS. The quiet time on the DRAM channel allows accurate calibration of output driver and on-die termination values. After DRAM calibration is achieved, the device should disable the ZQ current consumption path to reduce power.

All banks must be precharged and tRP met before ZQCL or ZQCS commands are issued by the controller.

ZQ CALIBRATION commands can also be issued in parallel to DLL lock time when coming out of self refresh. Upon self refresh exit, the device will not perform an I/O calibration without an explicit ZQ CALIBRATION command. The earliest possible time for a ZQ CALIBRATION command (short or long) after self refresh exit is ^tXS, ^tXS Abort, or ^tXS FAST depending on operation mode.

In systems that share the ZQ resistor between devices, the controller must not allow any overlap of ^tZQoper, tZQinit, or tZQCS between the devices.

Figure 201: ZQ Calibration Timing

Notes: 1. CKE must be continuously registered HIGH during the calibration procedure.

- 2. During ZQ calibration, the ODT signal must be held LOW and DRAM continues to provide RTT_PARK.
	- 3. All devices connected to the DQ bus should be High-Z during the calibration procedure.

On-Die Termination

The on-die termination (ODT) feature enables the device to change termination resistance for each DQ, DQS, and DM_n/DBI_n signal for x4 and x8 configurations (and TDQS for the x8 configuration when enabled via A11 = 1 in MR1) via the ODT control pin, WRITE command, or default parking value with MR setting. For the x16 configuration, ODT is applied to each UDQ, LDQ, UDQS, LDQS, $UDM_n/UDBI_n$, and $LDM_n/LDBI_n$ signal. The ODT feature is designed to improve the signal integrity of the memory channel by allowing the DRAM controller to independently change termination resistance for any or all DRAM devices. If DBI read mode is enabled while the DRAM is in standby, either DM mode or DBI write mode must also be enabled if $R_{TT(NOM)}$ or $R_{TT(Park)}$ is desired. More details about ODT control modes and ODT timing modes can be found further along in this document.

The ODT feature is turned off and not supported in self refresh mode.

Figure 202: Functional Representation of ODT

The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other control information. The value of R_{TT} is determined by the settings of mode register bits (see Mode Register). The ODT pin will be ignored if the mode register MR1 is programmed to disable $R_{TT(NOM)}$ $[MR1[10,9,8] = 0,0,0]$ and in self refresh mode.

ODT Mode Register and ODT State Table

The ODT mode of the DDR4 device has four states: data termination disable, $R_{TT(NOM)}$, $R_{TT(WR)}$, and $R_{TT(Park)}$. The ODT mode is enabled if any of MR1[10:8] ($R_{TT(NOM)}$), MR2[11:9] ($R_{TT(WR)}$), or MR5[8:6] $(R_{TT(Park)})$ are non-zero. When enabled, the value of R_{TT} is determined by the settings of these bits.

 R_{TT} control of each R_{TT} condition is possible with a WR or RD command and ODT pin.

- $R_{TT(WR)}$: The DRAM (rank) that is being written to provide termination regardless of ODT pin status (either HIGH or LOW).
- $R_{TT(NOM)}$: DRAM turns ON $R_{TT(NOM)}$ if it sees ODT asserted HIGH (except when ODT is disabled by MR1).
- R_{TT(Park)}: Default parked value set via MR5 to be enabled and R_{TT(NOM)} is not turned on.
- The Termination State Table that follows shows various interactions.

The R_{TT} values have the following priority:

- Data termination disable
- $R_{TT(WR)}$
- $R_{TT(NOM)}$
- $R_{TT(Park)}$

Table 72: Termination State Table

Notes: 1. If $R_{TT(NOM)}$ MR is disabled, power to the ODT receiver will be turned off to save power.

- 2. If $R_{TT(WR)}$ is enabled, $R_{TT(WR)}$ will be activated by a WRITE command for a defined period time independent of the ODT pin and MR setting of $R_{TT(Park)}/R_{TT(NOM)}$. This is described in the Dynamic ODT section.
- 3. When a READ command is executed, the DRAM termination state will be High-Z for a defined period independent of the ODT pin and MR setting of $R_{TT(Park)}/R_{TT(NOM)}$. This is described in the ODT During Read section.
- 4. Case A is generally best for single-rank memories.
- 5. Case B is generally best for dual-rank, single-slotted memories.
- 6. Case C and Case D are generally best for multi-slotted memories.
- 7. The ODT feature is turned off and not supported in self refresh mode.

ODT Read Disable State Table

Upon receiving a READ command, the DRAM driving data disables ODT after RL - (2 or 3) clock cycles, where $2 = 1$ ^tCK preamble mode and $3 = 2$ ^tCK preamble mode. ODT stays off for a duration of $BL/2 + (2 or 3) + (0 or 1)$ clock cycles, where $2 = 1^tCK$ preamble mode, $3 = 2^tCK$ preamble mode, $0 =$ CRC disabled, and $1 =$ CRC enabled.

Table 73: Read Termination Disable Window

Synchronous ODT Mode

Synchronous ODT mode is selected whenever the DLL is turned on and locked. Based on the powerdown definition, these modes include the following:

- Any bank active with CKE HIGH
- Refresh with CKE HIGH
- Idle mode with CKE HIGH
- Active power-down mode
- Precharge power-down mode

In synchronous ODT mode, $R_{TT(NOM)}$ will be turned on DODTLon clock cycles after ODT is sampled HIGH by a rising clock edge and turned off DODTLoff clock cycles after ODT is registered LOW by a rising clock edge. The ODT latency is determined by the programmed values for: CAS WRITE latency (CWL), additive latency (AL), and parity latency (PL), as well as the programmed state of the preamble.

ODT Latency and Posted ODT

The ODT latencies for synchronous ODT mode are summarized in the table below. For details, refer to the latency definitions.

Table 74: ODT Latency at DDR4-1600/-1866/-2133/-2400/-2666/-3200

Applicable when write CRC is disabled

Timing Parameters

In synchronous ODT mode, the following parameters apply:

- DODTLon, DODTLoff, RODTLoff, RODTLon4, RODTLon8, and tADC (MIN)/(MAX).
- ${}^{\text{t}}$ ADC (MIN) and ${}^{\text{t}}$ ADC (MAX) are minimum and maximum R_{TT} change timing skew between different termination values. These timing parameters apply to both the synchronous ODT mode and the data termination disable mode.

When ODT is asserted, it must remain HIGH until minimum ODTH4 ($BC = 4$) or ODTH8 ($BL = 8$) is satisfied. If write CRC mode or 2^tCK preamble mode is enabled, ODTH should be adjusted to account for it. ODTH*x* is measured from ODT first registered HIGH to ODT first registered LOW or from the registration of a WRITE command.

Figure 203: Synchronous ODT Timing with BL8

Notes: 1. Example for CWL = 9, AL = 0, PL = 0; DODTLon = AL + PL + CWL - $2 = 7$; DODTLoff = AL + PL + CWL - $2 = 7$. 2. ODT must be held HIGH for at least ODTH8 after assertion (T1).

Notes: 1. Example for CWL = 9, AL = 10, PL = 0; DODTLon/off = AL + PL+ CWL - 2 = 17; ODTcnw = AL + PL+ CWL - 2 = 17. 2. ODT must be held HIGH for at least ODTH4 after assertion (T1).

ODT During Reads

Because the DRAM cannot terminate with R_{TT} and drive with R_{ON} at the same time, R_{TT} may nominally not be enabled until the end of the postamble as shown in the example below. At cycle T26 the device turns on the termination when it stops driving, which is determined by tHZ. If the DRAM stops driving early (that is, tHZ is early), then tADC (MIN) timing may apply. If the DRAM stops driving late (that is, HZ is late), then the DRAM complies with t ADC (MAX) timing.

Using $CL = 11$ as an example for the figure below: $PL = 0$, $AL = CL - 1 = 10$, $RL = PL + AL + CL = 21$, CWL= 9; RODTLoff = RL - 2 = 19, DODTLon = PL + AL + CWL - 2 = 17, 1^tCK preamble.

Figure 205: ODT During Reads

Dynamic ODT

In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the device can be changed without issuing an MRS command. This requirement is supported by the dynamic ODT feature.

Functional Description

Dynamic ODT mode is enabled if bit A9 or A10 of MR2 is set to 1.

- Three R_{TT} values are available: $R_{TT(NOM)}$, $R_{TT(WR)}$, and $R_{TT(Park)}$.
	- The value for $R_{TT(NOM)}$ is preselected via bits MR1[10:8].
	- The value for $R_{TT(WR)}$ is preselected via bits MR2[11:9].
	- The value for $R_{TT(Park)}$ is preselected via bits MR5[8:6].
- During operation without WRITE commands, the termination is controlled as follows:
	- Nominal termination strength $R_{TT(NOM)}$ or $R_{TT(Park)}$ is selected.
	- $R_{TT(NOM)}$ on/off timing is controlled via ODT pin and latencies DODTLon and DODTLoff, and $R_{TT(Park)}$ is on when ODT is LOW.
- When a WRITE command (WR, WRA, WRS4, WRS8, WRAS4, and WRAS8) is registered, and if dynamic ODT is enabled, the termination is controlled as follows:
	- Latency ODTLcnw after the WRITE command, termination strength $R_{TT(WR)}$ is selected.
	- Latency ODTLcwn8 (for BL8, fixed by MRS or selected OTF) or ODTLcwn4 (for BC4, fixed by MRS or selected OTF) after the WRITE command, termination strength $R_{TT(WR)}$ is de-selected.

One or two clocks will be added into or subtracted from ODTLcwn8 and ODTLcwn4, depending on write CRC mode and/or 2^tCK preamble enablement.

The following table shows latencies and timing parameters relevant to the on-die termination control in dynamic ODT mode. The dynamic ODT feature is not supported in DLL-off mode. An MRS command must be used to set $R_{TT(WR)}$ to disable dynamic ODT externally (MR2[11:9] = 000).

Table 75: Dynamic ODT Latencies and Timing (1^tCK Preamble Mode and CRC Disabled)

Note: 1. ODTLcnw = WL - 2 (1^tCK preamble) or WL - 3 (2^tCK preamble).

Figure 206: Dynamic ODT (1^t CK Preamble; CL = 14, CWL = 11, BL = 8, AL = 0, CRC Disabled)

Notes: 1. ODTLcnw = WL - 2 (1^tCK preamble) or WL - 3 (2^tCK preamble).

2. If BC4, then ODTLcwn = WL + 4 if CRC disabled or WL + 5 if CRC enabled; If BL8, then ODTLcwn = WL + 6 if CRC disabled or WL + 7 if CRC enabled.

Figure 207: Dynamic ODT Overlapped with $R_{TT(NOM)}$ (CL = 14, CWL = 11, BL = 8, AL = 0, CRC Disabled)

Note: 1. Behavior with WR command issued while ODT is registered HIGH.

Asynchronous ODT Mode

Asynchronous ODT mode is selected when the DRAM runs in DLL-off mode. In asynchronous ODT timing mode, the internal ODT command is *not* delayed by either additive latency (AL) or the parity latency (PL) relative to the external ODT signal $(R_{TT(NOM)})$. In asynchronous ODT mode, two timing parameters apply: ^tAONAS (MIN/MAX), and ^tAOFAS (MIN/MAX).

RTT(NOM) Turn-on Time

- Minimum $R_{TT(NOM)}$ turn-on time ('AONAS [MIN]) is when the device termination circuit leaves $R_{TT(Park)}$ and ODT resistance begins to turn on.
- Maximum $R_{TT(NOM)}$ turn-on time (^tAONAS [MAX]) is when the ODT resistance has reached $R_{TT(NOM)}$.
- tAONAS (MIN) and tAONAS (MAX) are measured from ODT being sampled HIGH.

RTT(NOM) Turn-off Time

- Minimum $R_{TT(NOM)}$ turn-off time (^tAOFAS [MIN]) is when the device's termination circuit starts to leave $R_{TT(NOM)}$.
- Maximum $R_{TT(NOM)}$ turn-off time (^tAOFAS [MAX]) is when the on-die termination has reached $R_{TT(Park)}$.
- tAOFAS (MIN) and tAOFAS (MAX) are measured from ODT being sampled LOW.

Figure 208: Asynchronous ODT Timings with DLL Off

 $\boxed{\cdot\cdot}$ Transitioning

Electrical Specifications

Absolute Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability. Although "unlimited" row accesses to the same row is allowed within the refresh period; excessive row accesses to the same row over a long term can result in degraded operation.

Table 77: Absolute Maximum Ratings

Notes: 1. V_{DD} and V_{DDQ} must be within 300mV of each other at all times, and V_{REF} must not be greater than 0.6 \times V_{DDQ} . When V_{DD} and V_{DDO} are <500mV, V_{REF} can be ≤300mV.

- 2. Storage temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to the JESD51-2 standard.
- 3. V_{PP} must be equal to or greater than $V_{DD}V_{DDO}$ at all times when powered.

DRAM Component Operating Temperature Range

Operating temperature, T_{OPER} , is the case surface temperature on the center/top side of the DRAM. For measurement conditions, refer to the JEDEC document JESD51-2.

Table 78: Temperature Range

Notes: 1. The normal temperature range specifies the temperatures at which all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between –40°C to 85°C under all operating conditions for the commercial offering.

2. Some applications require operation of the commercial and industrial temperature DRAMs in the extended temperature range (between 85°C and 125°C case temperature). Full specifications are supported in this range, but the following additional conditions apply:

REFRESH commands must be doubled in frequency, reducing the refresh interval ^tREFI to 3.9µs. It is also possible to specify a component with 1X refresh (R FEFI to 7.8 μ s) in the extended temperature range.

REFRESH command must be issued once every 0.975µs if T_C is greater than 105°C, once every 1.95µs if T_C is greater than or equal to 95°C, once every 3.9µs if T_C is greater than 85°C, and once every 7.8µs if T_C is less than 85°C.

Electrical Characteristics – AC and DC Operating Conditions

Supply Operating Conditions

Table 79: Recommended Supply Operating Conditions

V_{PP} | Wordline

supply voltage

2.375 2.5 2.750 V 7

Table 79: Recommended Supply Operating Conditions (Continued)

Notes: 1. Under all conditions V_{DDQ} must be less than or equal to V_{DD} .

- 2. V_{DDQ} tracks with V_{DD} . AC parameters are measured with V_{DD} and V_{DDQ} tied together.
- 3. V_{DD} slew rate between 300mV and 80% of $V_{DD,min}$ shall be between 0.004 V/ms and 600 V/ms, 20 MHz bandlimited measurement.
- 4. V_{DD} ramp time from 300mV to $V_{DD,min}$ shall be no longer than 200ms.
- 5. A stable valid V_{DD} level is a set DC level (0 Hz to 250 KHz) and must be no less than V_{DD,min} and no greater than $V_{DD,max}$. If the set DC level is altered anytime after initialization, the DLL reset and calibrations must be performed again after the new set DC level is final. AC noise of ±60mV (greater than 250 KHz) is allowed on V_{DD} provided the noise doesn't alter V_{DD} to less than $V_{DD,min}$ or greater than $V_{DD,max}$.
- 6. A stable valid V_{DDO} level is a set DC level (0 Hz to 250 KHz) and must be no less than V_{DDQ,min} and no greater than $V_{DDQ,max}$. If the set DC level is altered anytime after initialization, the DLL reset and calibrations must be performed again after the new set DC level is final. AC noise of ±60mV (greater than 250 KHz) is allowed on V_{DDQ} provided the noise doesn't alter V_{DDQ} to less than $V_{DDQ,min}$ or greater than $V_{DDQ,max}$.
- 7. A stable valid V_{PP} level is a set DC level (0 Hz to 250 KHz) and must be no less than V_{PP,min} and no greater than V_{PP,max}. If the set DC level is altered anytime after initialization, the DLL reset and calibrations must be performed again after the new set DC level is final. AC noise of ±120mV (greater than 250 KHz) is allowed on V_{PP} provided the noise doesn't alter V_{PP} to less than $V_{PP,min}$ or greater than $V_{PP,max}$.

Notes: 1. Measurement made between 300mV and 80% V_{DD} (minimum level).

- 2. The DC bandwidth is limited to 20 MHz.
- 3. Maximum time to ramp V_{DD} from 300 mV to V_{DD} minimum.

Leakages Table 81: Leakages

Notes: 1. Input under test $0V < V_{IN} < 1.1V$.

- 2. Additional leakage due to weak pull-down.
- 3. $V_{REFCA} = V_{DD}/2$, V_{DD} at valid level after initialization.
- 4. DQs are disabled.
- 5. ODT is disabled with the ODT input HIGH.

V_{REFCA} Supply

 V_{REFCA} is to be supplied to the DRAM and equal to $V_{DD}/2$. The V_{REFCA} is a reference supply input and therefore does not draw biasing current.

The DC-tolerance limits and AC-noise limits for the reference voltages VREFCA are illustrated in the figure below. The figure shows a valid reference voltage $V_{REF(t)}$ as a function of time (V_{REF} stands for V_{REFCA}). $V_{REF(DC)}$ is the linear average of $V_{REF(t)}$ over a very long period of time (1 second). This average has to meet the MIN/MAX requirements. Furthermore, $V_{REF(t)}$ may temporarily deviate from $V_{REF(DC)}$ by no more than $\pm 1\%$ V_{DD} for the AC-noise limit.

Figure 209: V_{REFDO} Voltage Range

The voltage levels for setup and hold time measurements are dependent on V_{REF} . V_{REF} is understood as $V_{REF(DC)}$, as defined in the above figure. This clarifies that DC-variations of V_{REF} affect the absolute voltage a signal has to reach to achieve a valid HIGH or LOW level, and therefore, the time to which setup and hold is measured. System timing and voltage budgets need to account for $V_{REF(DC)}$ deviations from the optimum position within the data-eye of the input signals. This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with V_{REF} AC-noise. Timing and voltage effects due to AC-noise on V_{REF} up to the specified limit ($\pm 1\%$ of V_{DD}) are included in DRAM timings and their associated deratings.

V_{REFDO} Supply and Calibration Ranges

The device internally generates its own V_{REFDO} . DRAM internal V_{REFDO} specification parameters: voltage range, step size, V_{REF} step time, V_{REF} full step time, and V_{REF} valid level are used to help provide estimated values for the internal VREFDO and are not pass/fail limits. The voltage operating range specifies the minimum required range for DDR4 SDRAM devices. The minimum range is defined by $V_{REFDQ,min}$ and $V_{REFDQ,max}$. A calibration sequence should be performed by the DRAM controller to adjust V_{REFDO} and optimize the timing and voltage margin of the DRAM data input receivers.

Table 82: V_{REFDO} Specification

Notes: 1. $V_{REF(DC)}$ voltage is referenced to $V_{DDO(DC)}$. $V_{DDO(DC)}$ is 1.2V.

- 2. DRAM range 1 or range 2 is set by the MRS6[6]6.
- 3. V_{REF} step size increment/decrement range. V_{REF} at DC level.
- 4. $V_{REF,new} = V_{REF,old} \pm n \times V_{REF,step}$; n = number of steps. If increment, use "+," if decrement, use "-."
- 5. For n >4, the minimum value of V_{REF} setting tolerance = V_{REF,new} 1.625% × V_{DDQ}. The maximum value of V_{REF} setting tolerance = $V_{REF,new}$ + 1.625% \times V_{DDQ} .
- 6. Measured by recording the MIN and MAX values of the V_{REF} output over the range, drawing a straight line between those points, and comparing all other V_{REF} output settings to that line.
- 7. For n ≤4, the minimum value of V_{REF} setting tolerance = V_{REF new} 0.15% × V_{DDO}. The maximum value of V_{REF} setting tolerance = $V_{REF,new}$ + 0.15% \times V_{DDQ} .
- 8. Measured by recording the MIN and MAX values of the V_{REF} output across four consecutive steps (n = 4), drawing a straight line between those points, and comparing all V_{REF} output settings to that line.
- 9. Time from MRS command to increment or decrement one step size for V_{REF} .
- 10. Time from MRS command to increment or decrement more than one step size up to the full range of V_{REF} .
- 11. If the V_{REF} monitor is enabled, V_{REF} must be derated by +10ns if DQ bus load is 0pF and an additional +15 ns/pF of DQ bus loading.
- 12. Only applicable for DRAM component-level test/characterization purposes. Not applicable for normal mode of operation. V_{REF} valid qualifies the step times, which will be characterized at the component level.

V_{REFDQ} Ranges

MR6[6] selects range 1 (60% to 92.5% of V_{DDO}) or range 2 (45% to 77.5% of V_{DDO}), and MR6[5:0] sets the V_{REFDO} level, as listed in the following table. The values in MR6[6:0] will update the V_{DDO} range and level independent of MR6[7] setting. It is recommended MR6[7] be enabled when changing the settings in MR6[6:0], and it is highly recommended MR6[7] be enabled when changing the settings in MR6[6:0] multiple times during a calibration routine.

Table 83: V_{REFDO} Range and Levels

Table 83: V_{REFDQ} Range and Levels (Continued)

Electrical Characteristics – AC and DC Single-Ended Input Measurement Levels

RESET_n Input Levels

Table 84: RESET_n Input Levels (CMOS)

Notes: 1. Overshoot should not exceed the V_{IN} shown in the Absolute Maximum Ratings table.

2. After RESET_n is registered HIGH, the RESET_n level must be maintained above $V_{H(DC)}$ RESET, otherwise operation will be uncertain until it is reset by asserting RESET_n signal LOW.

- 3. After RESET_n is registered LOW, the RESET_n level must be maintained below V_{IL(DC)} RESET during ^tPW_RESET, otherwise the DRAM may not be reset.
- 4. Undershoot should not exceed the V_{IN} shown in the Absolute Maximum Ratings table.
- 5. Slope reversal (ring-back) during this level transition from LOW to HIGH should be mitigated as much as possible.
- 6. RESET is destructive to data contents.
- 7. See RESET Procedure at Power Stable Condition figure.

Figure 210: RESET_n Input Slew Rate Definition

Command/Address Input Levels

Table 85: Command and Address Input Levels: DDR4-1600 Through DDR4-2400

Notes: 1. For input except RESET_n. $V_{REF} = V_{REFCA(DC)}$.

- 2. $V_{REF} = V_{REFCA(DC)}$.
- 3. Input signal must meet $V_{|L} / V_{|H(AC)}$ to meet ^tIS timings and $V_{|L} / V_{|H(DC)}$ to meet ^tIH timings.
- 4. The AC peak noise on V_{REF} may not allow V_{REF} to deviate from V_{REFCA(DC}) by more than ±1% V_{DD} (for reference: approximately ±12mV).
- 5. Refer to "Overshoot and Undershoot Specifications."

Table 86: Command and Address Input Levels: DDR4-2666

Notes: 1. For input except RESET_n. $V_{REF} = V_{REFCA(DC)}$.

- 2. $V_{REF} = V_{REFCA(DC)}$.
- 3. Input signal must meet V_{IL}/V_{IH(AC)} to meet ^tIS timings and V_{IL}/V_{IH(DC)} to meet ^tIH timings.
- 4. The AC peak noise on V_{REF} may not allow V_{REF} to deviate from V_{REFCA(DC}) by more than ±1% V_{DD} (for reference: approximately ±12mV).

5. Refer to "Overshoot and Undershoot Specifications."

Table 87: Command and Address Input Levels: DDR4-2933 and DDR4-3200

Notes: 1. For input except RESET_n. $V_{REF} = V_{REFCA(DC)}$.

- 2. $V_{REF} = V_{REFCA(DC)}$.
- 3. Input signal must meet $\sf{V}_{\sf IL} \sf{V}_{\sf IH (AC)}$ to meet ^tIS timings and $\sf{V}_{\sf IL} \sf{V}_{\sf IH (DC)}$ to meet ^tIH timings.
- 4. The AC peak noise on V_{REF} may not allow V_{REF} to deviate from V_{REFCA(DC}) by more than ±1% V_{DD} (for reference: approximately ±12mV).
- 5. Refer to "Overshoot and Undershoot Specifications."

Table 88: Single-Ended Input Slew Rates

Notes: 1. For input except RESET_n.

- 2. $V_{REF} = V_{REFCA(DC)}$.
- 3. ^tIS^{/t}IH timings assume SR_{CA} = 1V/ns.
- 4. Measured between V_{IH(AC)} and V_{IL(AC)} for falling edges and between V_{IL(AC)} and V_{IH(AC)} for rising edges

Figure 211: Single-Ended Input Slew Rate Definition

Command, Control, and Address Setup, Hold, and Derating

The total ^tIS (setup time) and ^tIH (hold time) required is calculated to account for slew rate variation by adding the data sheet ^tIS (base) values, the $\rm V_{II(AC)}/V_{IH(AC)}$ points, and ^tIH (base) values, the

 $\rm V_{II(DC)}/V_{IH(DC)}$ points; to the $\rm ^{t}IS$ and $\rm ^{t}IH$ derating values, respectively. The base values are derived with single-end signals at 1V/ns and differential clock at 2 V/ns. Example: ^tIS (total setup time) = ^tIS (base) + ^tIS. For a valid transition, the input signal has to remain above/below V_{IH(AC)}/V_{IL(AC)} for the time defined by ^tVAC.

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached $V_{I H(AC)} / V_{I L(AC)}$ at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach $V_{IH(AC)}/V_{IL(AC)}$. For slew rates that fall between the values listed in derating tables, the derating values may be obtained by linear interpolation.

Setup (^tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $\rm V_{II(DC)max}$ and the first crossing of $\rm V_{IH(AC)min}$ that does not ring back below $\rm V_{IH(DC)min}$. Setup (^tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $\rm V_{IH(DC)min}$ and the first crossing of $V_{II}(AC)max$ that does not ring back above $V_{II}(DC)max$.

Hold (^t IH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $\rm V_{II(DC)max}$ and the first crossing of $\rm V_{IH(AC)min}$ that does not ring back below $\rm V_{IH(DC)min}$. Hold (^tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{H(DC)min}$ and the first crossing of $V_{IL(AC)min}$ that does not ring back above $V_{IL(DC)max}$.

Table 90: Derating Values for ^tIS/^tIH – AC100DC75-Based

Table 91: Derating Values for ^tIS/^tIH – AC90/DC65-Based

Data Receiver Input Requirements

The following parameters apply to the data receiver Rx MASK operation detailed in the Write Timing section, Data Strobe-to-Data Relationship.

The rising edge slew rates are defined by srr1 and srr2. The slew rate measurement points for a rising edge are shown in the figure below. A LOW-to-HIGH transition time, tr1, is measured from 0.5 \times $V_{\text{diVW},\text{max}}$ below $V_{\text{CENTDO},\text{midpoint}}$ to the last transition through 0.5 \times $V_{\text{diVW},\text{max}}$ above $V_{\text{CENTDO},\text{midpoint}}$; tr2 is measured from the last transition through $0.5 \times V_{\text{diVW, max}}$ above $V_{\text{CENTDO, midpoint}}$ to the first transition through the $0.5 \times V_{\text{IHL}(AC)}$ min above V_{CENTDO} , midpoint.

The falling edge slew rates are defined by srf1 and srf2. The slew rate measurement points for a falling edge are shown in the figure below. A HIGH-to-LOW transition time, tf1, is measured from 0.5 x $V_{\text{diVW},\text{max}}$ above $V_{\text{CENTDO},\text{midpoint}}$ to the last transition through 0.5 \times $V_{\text{diVW},\text{max}}$ below $V_{\text{CENTDO},\text{midpoint}}$; tf2 is measured from the last transition through $0.5 \times V_{\text{divW, max}}$ below $V_{\text{CENTDO, midpoint}}$ to the first transition through the $0.5 \times V_{\text{IHL}(AC)}$ below $V_{\text{CENTDO},\text{midpoint}}$.

Figure 212: DQ Slew Rate Definitions

Notes: 1. Rising edge slew rate equation srr1 = $V_{\text{div}W, \text{max}}/(tr1)$.

2. Rising edge slew rate equation srr2 = $(V_{\text{IHL}(AC)min} - V_{\text{di}VW,max})/(2 \times {}^{\text{tr}}2)$.

- 3. Falling edge slew rate equation srf1 = $V_{\text{div}W, \text{max}}/(t f 1)$.
- 4. Falling edge slew rate equation srf2 = (V_{IHL(AC)min} V_{diVW,max})/(2 × ^tf2).

Table 92: DQ Input Receiver Specifications

Table 92: DQ Input Receiver Specifications (Continued)

Notes: 1. All Rx mask specifications must be satisfied for each UI. For example, if the minimum input pulse width is violated when satisfying TdiVW (MIN), $V_{\text{di}WM}$ and minimum slew rate limits, then either TdiVW (MIN) or minimum slew rates would have to be increased to the point where the minimum input pulse width would no longer be violated.

- 2. Data Rx mask voltage and timing total input valid window where V_{diVW} is centered around V_{CENTDQ,midpoint} after V_{REDO} training is completed. The data Rx mask is applied per bit and should include voltage and temperature drift terms. The input buffer design specification is to achieve at least a BER =1^{e-16} when the Rx mask is not violated.
- 3. Defined over the DQ internal V_{REF} range 1.
- 4. Overshoot and undershoot specifications apply.
- 5. DQ input pulse signal swing into the receiver must meet or exceed V_{IHL(AC)min}. V_{IHL(AC)min} is to be achieved on an UI basis when a rising and falling edge occur in the same UI (a valid TdiPW).
- 6. DQ minimum input pulse width defined at the $V_{\text{CENTDQ},midpoint}$.
- 7. DQS-to-DQ Rx mask offset is skew between DQS and DQ within a nibble (x4) or word (x8, x16 [for x16, the upper and lower bytes are treated as separate x8s]) at the SDRAM balls over process, voltage, and temperature.
- 8. DQ-to-DQ Rx mask offset is skew between DQs within a nibble (x4) or word (x8, x16) at the SDRAM balls for a given component over process, voltage, and temperature.
- 9. Input slew rate over V_{diVW} mask centered at V_{CENTDQ, midpoint}. Slowest DQ slew rate to fastest DQ slew rate per transition edge must be within 1.7V/ns of each other.
- 10. Input slew rate between V_{divW} mask edge and $V_{\text{IHL}(AC)}$ _{min} points.
- 11. Note 1 applies to the entire table.

The following figure shows the Rx mask relationship to the input timing specifications relative to system ^tDS and ^tDH. The classical definition for ^tDS/^tDH required a DQ rising and falling edges to not violate ^tDS and ^tDH relative to the DQS strobe at any time; however, with the Rx mask ^tDS and ^tDH can shift relative to the DQS strobe provided the input pulse width specification is satisfied and the Rx mask is not violated.

Figure 213: Rx Mask Relative to ^tDS/^tDH

The following figure and table show an example of the worst case Rx mask required if the DQS and DQ pins do not have DRAM controller to DRAM write DQ training. The figure and table show that without DRAM write DQ training, the Rx mask would increase from 0.2UI to essentially 0.54UI. This would also be the minimum tDS and tDH required as well.

Note: 1. $V_{\text{IHL}(AC)}$, V_{diVW} , and $V_{\text{ILH}(DC)}$ referenced to $V_{\text{CENTDQ},\text{midpoint}}$.

Connectivity Test (CT) Mode Input Levels Table 94: TEN Input Levels (CMOS)

Notes: 1. Overshoot should not exceed the V_{IN} values in the Absolute Maximum Ratings table.

2. Undershoot should not exceed the V_{IN} values in the Absolute Maximum Ratings table.

Figure 215: TEN Input Slew Rate Definition

Table 95: CT Type-A Input Levels

Table 95: CT Type-A Input Levels (Continued)

Notes: 1. Refer to Overshoot and Undershoot Specifications.

- 2. CT Type-A inputs: CS_n, BG[1:0], BA[1:0], A[9:0], A10/AP, A11, A12/BC_n, A13, WE_n/A14, CAS_n/A15, RAS_n/A16, A17, CKE, ACT_n, ODT, CLK_t, CLK_C, PAR.
- 3. $V_{REFCA} = 0.5 \times V_{DD}$.

Figure 216: CT Type-A Input Slew Rate Definition

Table 96: CT Type-B Input Levels

Notes: 1. Refer to Overshoot and Undershoot Specifications.

- 2. CT Type-B inputs: DML_n/DBIL_n, DMU_n/DBIU_n and DM_n/DBI_n.
- 3. V_{REFDO} should be 0.5 \times V_{DD}

Figure 217: CT Type-B Input Slew Rate Definition

Table 97: CT Type-C Input Levels (CMOS)

Notes: 1. Refer to Overshoot and Undershoot Specifications.

2. CT Type-C inputs: Alert_n.

Figure 218: CT Type-C Input Slew Rate Definition

Table 98: CT Type-D Input Levels

Notes: 1. After RESET_n is registered LOW, the RESET_n level must be maintained below V_{IL(DC)} RESET during ^tPW_RESET, otherwise, the DRAM may not be reset.

2. After RESET_n is registered HIGH, the RESET_n level must be maintained above $V_{IH(DC)_{-}RESET}$, otherwise, operation will be uncertain until it is reset by asserting RESET_n signal LOW.

3. Slope reversal (ring-back) during this level transition from LOW to HIGH should be mitigated as much as possible.

- 4. Overshoot should not exceed the V_{IN} values in the Absolute Maximum Ratings table.
- 5. Undershoot should not exceed the V_{IN} values in the Absolute Maximum Ratings table.
- 6. CT Type-D inputs: RESET_n; same requirements as in normal mode.

Figure 219: CT Type-D Input Slew Rate Definition

Electrical Characteristics – AC and DC Differential Input Measurement Levels

Differential Inputs

Figure 220: Differential AC Swing and "Time Exceeding AC-Level" tDVAC

2. Differential signal falling edge from H_H , diff,min to V_{H_H} diff(AC)max must be monotonic slope.

Table 99: Differential Input Swing Requirements for CK_t, CK_c

Notes: 1. Used to define a differential signal slew-rate.

- 2. For CK_t, CK_c use $V_{H(AC)}$ and $V_{H(AC)}$ of ADD/CMD and V_{REFCA} .
- 3. These values are not defined; however, the differential signals (CK_t, CK_c) need to be within the respective limits, V_{IH(DC)max} and V_{IL(DC)min} for single-ended signals as well as the limitations for overshoot and undershoot.

Table 100: Minimum Time AC Time ^tDVAC for CK

Note: 1. Below $V_{IL(AC)}$.

Single-Ended Requirements for CK Differential Signals

Each individual component of a differential signal (CK_t, CK_c) has to comply with certain requirements for single-ended signals. CK_t and CK_c have to reach approximately $V_{\text{SEHmin}}/V_{\text{SEL,max}}$, which are approximately equal to the AC levels $V_{IH(AC)}$ and $V_{IL(AC)}$ for ADD/CMD signals in every halfcycle. The applicable AC levels for ADD/CMD might differ per speed-bin, and so on. For example, if a value other than 100mV is used for ADD/CMD V $_{\text{IH(AC)}}$ and V $_{\text{IL(AC)}}$ signals, then these AC levels also apply for the single-ended signals CK_t and CK_c.

While ADD/CMD signal requirements are with respect to V_{REFCA} , the single-ended components of differential signals have a requirement with respect to $V_{DD}/2$; this is nominally the same. The transition of single-ended signals through the AC levels is used to measure setup time. For singleended components of differential signals the requirement to reach $V_{\text{SEL, max}}/V_{\text{SEH, min}}$ has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

Figure 221: Single-Ended Requirements for CK

Table 101: Single-Ended Requirements for CK

Notes: 1. For CK_t, CK_c use $V_{IH(AC)}$ and $V_{IL(AC)}$ of ADD/CMD and V_{REFCA} .

2. ADDR/CMD $V_{IH(AC)}$ and $V_{IL(AC)}$ based on V_{REFCA} .

3. These values are not defined; however, the differential signal (CK_t, CK_c) need to be within the respective limits, $V_{IH(DC)max}$ and $V_{IL(DC)min}$ for single-ended signals as well as the limitations for overshoot and undershoot.

Slew Rate Definitions for CK Differential Input Signals Table 102: CK Differential Input Slew Rate Definition

Note: 1. The differential signal CK_t, CK_c must be monotonic between these thresholds.

Figure 222: Differential Input Slew Rate Definition for CK_t, CK_c

CK Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signal CK_t, CK_c must meet the requirements shown below. The differential input cross point voltage $V_{IX(CK)}$ is measured from the actual cross point of true and complement signals to the midlevel between V_{DD} and V_{SS} .

Figure 223: $V_{IX(CK)}$ Definition

Table 103: Cross Point Voltage For CK Differential Input Signals at DDR4-1600 through DDR4-2400

DQS Differential Input Signal Definition and Swing Requirements Figure 224: Differential Input Signal Definition for DQS_t, DQS_c

Table 105: DDR4-1600 through DDR4-2400 Differential Input Swing Requirements for DQS_t, DQS_c

Notes: 1. Minimum and maximum limits are relative to single-ended portion and can be exceeded within allowed overshoot and undershoot limits.

2. Minimum value point is used to determine differential signal slew-rate.

Table 106: DDR4-2633 through DDR4-3200 Differential Input Swing Requirements for DQS_t, DQS_c

- Notes: 1. Minimum and maximum limits are relative to single-ended portion and can be exceeded within allowed overshoot and undershoot limits.
	- 2. Minimum value point is used to determine differential signal slew-rate.

The peak voltage of the DQS signals are calculated using the following equations: $V_{IH-dif,Peak}$ voltage = $MAX(f_t)$

 $V_{\text{IL},\text{dif},\text{Peak}}$ voltage = MIN(f_t) $(f_t) = DQS_t$, DQS_c.

The MAX($f(t)$) or MIN($f(t)$) used to determine the midpoint from which to reference the $\pm 35\%$ window of the exempt non-monotonic signaling shall be the smallest peak voltage observed in all UIs.

Figure 225: DQS_t, DQS_c Input Peak Voltage Calculation and Range of Exempt non-Monotonic Signaling

DQS Differential Input Cross Point Voltage

To achieve tight RxMask input requirements as well as output skew parameters with respect to strobe, the cross point voltage of differential input signals (DQS_t, DQS_c) must meet V_{IX} DQS ratio in the table below. The differential input cross point voltage V_{IX} pos $(V_{IX}$ pos FR and V_{IX} pos RF) is measured from the actual cross point of DQS_t, DQS_c relative to the $V_{\text{DOS},mid}}$ of the DQS_t and DQS_c signals.

 $V_{\text{DOS},mid}$ is the midpoint of the minimum levels achieved by the transitioning DQS_t and DQS_c signals, and noted by V_{DOS} trans. V_{DOS} trans is the difference between the lowest horizontal tangent above V_{DOS,mid} of the transitioning DQS signals and the highest horizontal tangent below V_{DOS,mid} of the transitioning DQS signals. A non-monotonic transitioning signal's ledge is exempt or not used in determination of a horizontal tangent provided the said ledge occurs within ±35% of the midpoint of either V_{IH.DIFF.Peak} voltage (DQS_t rising) or V_{IL.DIFF.Peak} voltage (DQS_c rising), as shown in the figure below.

A secondary horizontal tangent resulting from a ring-back transition is also exempt in determination of a horizontal tangent. That is, a falling transition's horizontal tangent is derived from its negative slope to zero slope transition (point A in the figure below), and a ring-back's horizontal tangent is derived from its positive slope to zero slope transition (point B in the figure below) and is not a valid horizontal tangent; a rising transition's horizontal tangent is derived from its positive slope to zero slope transition (point C in the figure below), and a ring-back's horizontal tangent derived from its negative slope to zero slope transition (point D in the figure below) and is not a valid horizontal tangent.

Figure 226: V_{IXDOS} Definition

Table 107: Cross Point Voltage For Differential Input Signals DQS

Notes: 1. V_{IX_DQS,ratio} is DQS V_{IX} crossing (V_{IX_DQS,FR} or V_{IX_DQS,RF}) divided by V_{DQS_trans}. V_{DQS_trans} is the difference between the lowest horizontal tangent above V_{DQS,mid}d of the transitioning DQS signals and the highest horizontal tangent below $V_{DQS, mid}$ of the transitioning DQS signals.

- 2. V_{DQS,mid} will be similar to the V_{REFDQ} internal setting value (V_{cent(midpoint)} offset) obtained during V_{REF} Training if the DQS and DQs drivers and paths are matched.
- 3. The maximum limit shall not exceed the smaller of $V_{IH,diff, DQS}$ minimum limit or 50mV.

Slew Rate Definitions for DQS Differential Input Signals Table 108: DQS Differential Input Slew Rate Definition

Note: 1. The differential signal DQS_t, DQS_c must be monotonic between these thresholds.

Figure 227: Differential Input Slew Rate and Input Level Definition for DQS_t, DQS_c

Table 109: DDR4-1600 through DDR4-2400 Differential Input Slew Rate and Input Levels for DQS_t, DQS_c

Notes: 1. Minimum and maximum limits are relative to single-ended portion and can be exceeded within allowed overshoot and undershoot limits.

2. Differential signal rising edge from $V_{IL,diff,DQS}$ to $V_{IH,diff,DQS}$ must be monotonic slope.

3. Differential signal falling edge from $V_{IH,diff,DQS}$ to $V_{IL,diff,DQS}$ must be monotonic slope.

4. Differential input slew rate for rising edge from $V_{IL,diff,DQS}$ to $V_{IH,diff,DQS}$ is defined by $|V_{IL,diff,min}$ - $V_{IH,diff,max}|/$ TR_{diff} .

5. Differential input slew rate for falling edge from V_{IH,diff,DQS} to V_{IL,diff,DQS} is defined by |V_{IL,diff,min} - V_{IH,diff,max}|/ TF_{diff}.

Table 110: DDR4-2666 through DDR4-3200 Differential Input Slew Rate and Input Levels for DQS_t, DQS_c

Notes: 1. Minimum and maximum limits are relative to single-ended portion and can be exceeded within allowed overshoot and undershoot limits.

- 2. Differential signal rising edge from $V_{IL,diff,DQS}$ to $V_{IH,diff,DQS}$ must be monotonic slope.
- 3. Differential signal falling edge from $V_{IH,diff,DQS}$ to $V_{IL,diff,DQS}$ must be monotonic slope.
- 4. Differential input slew rate for rising edge from $V_{IL,diff,DQS}$ to $V_{IH,diff,DQS}$ is defined by $|V_{IL,diff,min} V_{IH,diff,max}|/$ TR_{diff}.
- 5. Differential input slew rate for falling edge from V_{IH,diff,DQS} to V_{IL,diff,DQS} is defined by |V_{IL,diff,min} V_{IH,diff,max}|/ TF_{diff}.

Electrical Characteristics – Overshoot and Undershoot Specifications

Address, Command, and Control Overshoot and Undershoot Specifications Table 111: ADDR, CMD, CNTL Overshoot and Undershoot/Specifications

Figure 228: ADDR, CMD, CNTL Overshoot and Undershoot Definition

Clock Overshoot and Undershoot Specifications Table 112: CK Overshoot and Undershoot/ Specifications

Figure 229: CK Overshoot and Undershoot Definition

Data, Strobe, and Mask Overshoot and Undershoot Specifications Table 113: Data, Strobe, and Mask Overshoot and Undershoot/ Specifications

Figure 230: Data, Strobe, and Mask Overshoot and Undershoot Definition

Electrical Characteristics – AC and DC Output Measurement Levels

Single-Ended Outputs

Table 114: Single-Ended Output Levels

Note: 1. The swing of $\pm 0.15 \times V_{DDQ}$ is based on approximately 50% of the static single-ended output peak-to-peak swing with a driver impedance of R_{ZO}/7 and an effective test load of 50 to V_{TT} = V_{DDO}.

> Using the same reference load used for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for single-ended signals.

Table 115: Single-Ended Output Slew Rate Definition

Figure 231: Single-ended Output Slew Rate Definition

Table 116: Single-Ended Output Slew Rate

Notes: 1. SR = slew rate; $Q =$ query output; se = single-ended signals.

- 2. In two cases a maximum slew rate of 12V/ns applies for a single DQ signal within a byte lane:
	- Case 1 is defined for a single DQ signal within a byte lane that is switching into a certain direction (either from HIGH-to-LOW or LOW-to-HIGH) while all remaining DQ signals in the same byte lane are static (they stay at either HIGH or LOW).
	- Case 2 is defined for a single DQ signal within a byte lane that is switching into a certain direction (either from HIGH-to-LOW or LOW-to-HIGH) while all remaining DQ signals in the same byte lane are switching into the opposite direction (from LOW-to-HIGH or HIGH-to-LOW, respectively). For the remaining DQ signal switching into the opposite direction, the standard maximum limit of 9 V/ns applies.
- 3. For $R_{ON} = R_{ZO}/7$.

Differential Outputs Table 117: Differential Output Levels

Note: 1. The swing of $\pm 0.3 \times V_{DDO}$ is based on approximately 50% of the static single-ended output peak-to-peak swing with a driver impedance of R_{ZO}/7 and an effective test load of 50 to V_{TT} = V_{DDO} at each differential output.

> Using the same reference load used for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OL,diff(AC)}$ and $V_{OH,diff(AC)}$ for differential signals.

Table 118: Differential Output Slew Rate Definition

Figure 232: Differential Output Slew Rate Definition

Table 119: Differential Output Slew Rate

Notes: 1. SR = slew rate; $Q =$ query output; diff = differential signals.

2. For $R_{ON} = R_{ZO}/7$.

Reference Load for AC Timing and Output Slew Rate

The effective reference load of 50 to V_{TT} = V_{DDO} and driver impedance of $R_{ZO}/7$ for each output was used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

 R_{ON} nominal of DQ, DQS t and DQS c drivers uses 34 ohms to specify the relevant AC timing parameter values of the device. The maximum DC high level of output signal = $1.0 \times V_{\text{DDO}}$, the minimum DC low level of output signal = $\{34 / (34 + 50)\}\times V_{\text{DDO}} = 0.4 \times V_{\text{DDO}}$.

The nominal reference level of an output signal can be approximated by the following: The center of maximum DC high and minimum DC low = $\{ (1 + 0.4) / 2 \} \times V_{DDQ} = 0.7 \times V_{DDQ}$. The actual reference level of output signal might vary with driver R_{ON} and reference load tolerances. Thus, the actual reference level or midpoint of an output signal is at the widest part of the output signal's eye.

Figure 233: Reference Load For AC Timing and Output Slew Rate

Connectivity Test Mode Output Levels Table 120: Connectivity Test Mode Output Levels

Note: 1. Driver impedance of R_{ZO}/7 and an effective test load of 50 to V_{TT} = V_{DDO}.

Figure 234: Connectivity Test Mode Reference Test Load

Figure 235: Connectivity Test Mode Output Slew Rate Definition

Table 121: Connectivity Test Mode Output Slew Rate

Electrical Characteristics – AC and DC Output Driver Characteristics

Connectivity Test Mode Output Driver Electrical Characteristics

The DDR4 driver supports special values during connectivity test mode. These R_{ON} values are referenced in this section. A functional representation of the output buffer is shown in the figure below.

Figure 236: Output Driver During Connectivity Test Mode

The output driver impedance, R_{ON} is determined by the value of the external reference resistor R_{ZO} as follows: $R_{ON} = R_{ZO}/7$. This targets 34 ohm with nominal $R_{ZO} = 240$ ohm; however, connectivity test mode uses uncalibrated drivers and only a maximum target is defined. Mismatch between pull up and pull down is undefined.

The individual pull-up and pull-down resistors $(R_{ONPu_CT}$ and R_{ONPol_CT}) are defined as follows:

 R_{ONPu_CT} when R_{ONPd_CT} is off:

$$
R_{ONPU_CT} = \frac{V_{DDQ} - V_{OUT}}{\left| I_{OUT} \right|}
$$

 R_{ONPD} $_{CT}$ when R_{ONPU} $_{CT}$ is off:

$$
R_{ONPD_CT} = \frac{V_{OUT}}{|I_{OUT}|}
$$

Note: 1. Assumes $R_{ZQ} = 240$ ohm; ZQ calibration not required.

Output Driver Electrical Characteristics

The DDR4 driver supports two R_{ON} values. These R_{ON} values are referred to as strong mode (low R_{ON} : 34 ohm) and weak mode (high R_{ON} : 48 ohm). A functional representation of the output buffer is shown in the figure below.

Figure 237: Output Driver: Definition of Voltages and Currents

The output driver impedance, R_{ON} , is determined by the value of the external reference resistor R_{ZO} as follows: $R_{ON(34)} = R_{ZQ}/7$, or $R_{ON(48)} = R_{ZQ}/5$. This provides either a nominal 34.3 ohm ±10% or 48 ohm $\pm 10\%$ with nominal R_{ZQ} = 240 ohm.

The individual pull-up and pull-down resistors (R_{ONPu} and R_{ONPd}) are defined as follows:

R_{ONPu} when R_{ONPd} is off:

$$
R_{ONPU} = \frac{V_{DDQ} - V_{OUT}}{\left| I_{OUT} \right|}
$$

 R_{ONPI} when R_{ONPI} is off:

$$
R_{ONPD} = \frac{V_{OUT}}{|I_{OUT}|}
$$

Table 123: Strong Mode (34 ohm) Output Driver Electrical Characteristics

Notes: 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.

- 2. The tolerance limits are specified under the condition that $V_{DDO} = V_{DD}$ and that $V_{SSO} = V_{SS}$.
- 3. Micron recommends calibrating pull-down and pull-up output driver impedances at 0.8 \times V_{DDO}. Other calibration schemes may be used to achieve the linearity specification shown above; for example, calibration at $0.5 \times V_{DDO}$ and 1.1 V_{DDO} .
- 4. DQ-to-DQ mismatch within byte variation for a given component including DQS_t and DQS_c (characterized).
- 5. Measurement definition for mismatch between pull-up and pull-down, MM_{PUPD}: Measure both R_{ONPU} and R_{ONPD} at 0.8 x V_{DDQ} separately; R_{ON,nom} is the nominal R_{ON} value:

$$
MM_{PUPD} = \frac{R_{ONPU} - R_{ONPD}}{R_{ON,nom}} \times 100
$$

6. R_{ON} variance range ratio to R_{ON} nominal value in a given component, including DQS_t and DQS_c:

$$
MM_{\text{PUDD}} = \frac{R_{\text{ONPU,max}} - R_{\text{ONPU,min}}}{R_{\text{ON,nom}}} \times 100
$$

$$
MM_{\text{PDDD}} = \frac{R_{\text{ONPD,max}} - R_{\text{ONPD,min}}}{R_{\text{ON,nom}}} \times 100
$$

- 7. The lower and upper bytes of a x16 are each treated on a per byte basis.
- 8. The minimum values are derated by 9% when the device operates between -40° C and 0° C (T_C).
- 9. Assumes R_{ZO} = 240 ohm; entire operating temperature range after proper ZQ calibration.

Table 124: Weak Mode (48 ohm) Output Driver Electrical Characteristics

Notes: 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.

- 2. The tolerance limits are specified under the condition that $V_{DDQ} = V_{DD}$ and that $V_{SSQ} = V_{SS}$.
- 3. Micron recommends calibrating pull-down and pull-up output driver impedances at 0.8 \times V_{DDQ}. Other calibration schemes may be used to achieve the linearity specification shown above; for example, calibration at $0.5 \times V_{DDO}$ and 1.1 V_{DDO} .
- 4. DQ-to-DQ mismatch within byte variation for a given component including DQS_t and DQS_c (characterized).
- 5. Measurement definition for mismatch between pull-up and pull-down, MM_{PUPD}: Measure both R_{ONPU} and R_{ONPD} at 0.8 x V_{DDQ} separately; R_{ON,nom} is the nominal R_{ON} value:

$$
MM_{\text{PUPD}} = \frac{R_{\text{ONPU}} - R_{\text{ONPD}}}{R_{\text{ON,nom}}} \times 100
$$

6. R_{ON} variance range ratio to R_{ON} nominal value in a given component, including DQS_t and DQS_c:

$$
MM_{\text{PUDD}} = \frac{R_{\text{ONPU,max}} - R_{\text{ONPU,min}}}{R_{\text{ON,nom}}} \times 100
$$

$$
MM_{\text{PDDD}} = \frac{R_{\text{ONPD,max}} - R_{\text{ONPD,min}}}{R_{\text{ON,nom}}} \times 100
$$

- 7. The lower and upper bytes of a x16 are each treated on a per byte basis.
- 8. The minimum values are derated by 9% when the device operates between -40° C and 0° C (T_C).
- 9. Assumes R_{ZO} = 240 ohm; entire operating temperature range after proper ZQ calibration

Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the equations and tables below.

T = T - T(@calibration); $V = V_{DDO} - V_{DDO}$ (@ calibration); $V_{DD} = V_{DDO}$

Table 125: Output Driver Sensitivity Definitions

Table 125: Output Driver Sensitivity Definitions (Continued)

Table 126: Output Driver Voltage and Temperature Sensitivity

Alert Driver

A functional representation of the alert output buffer is shown in the figure below. Output driver impedance, R_{ON} , is defined as follows.

Figure 238: Alert Driver

R_{ONPD} when R_{ONPU} is off:

$$
R_{ONPD} = \frac{V_{OUT}}{|I_{OUT}|}
$$

Table 127: Alert Driver Voltage

Note: 1. V_{DDQ} voltage is at $V_{DDQ(DC)}$.

Electrical Characteristics – On-Die Termination Characteristics

ODT Levels and I-V Characteristics

On-die termination (ODT) effective resistance settings are defined and can be selected by any or all of the following options:

- MR1[10:8] ($R_{TT(NOM)}$): Disable, 240 ohms, 120 ohms, 80 ohms, 60 ohms, 48 ohms, 40 ohms, and 34 ohms.
- MR2[11:9] ($R_{TT(WR)}$): Disable, 240 ohms, 120 ohms, and 80 ohms.
- MR5[8:6] ($R_{TT(Park)}$): Disable, 240 ohms, 120 ohms, 80 ohms, 60 ohms, 48 ohms, 40 ohms, and 34 ohms.

ODT is applied to the following inputs:

- x4: DQ, DM_n, DQS_t, and DQS_c inputs.
- x8: DQ, DM_n, DQS_t, DQS_c, TDQS_t, and TDQS_c inputs.
- x16: DQ, LDM_n, UDM_n, LDQS_t, LDQS_c, UDQS_t, and UDQS_c inputs.

A functional representation of ODT is shown in the figure below.

Figure 239: ODT Definition of Voltages and Currents

Table 128: ODT DC Characteristics

Table 128: ODT DC Characteristics (Continued)

Notes: 1. The tolerance limits are specified after calibration to 240 ohm ±1% resistor with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see ODT Temperature and Voltage Sensitivity.

- 2. Micron recommends calibrating pull-up ODT resistors at 0.8 \times V_{DDO}. Other calibration schemes may be used to achieve the linearity specification shown here.
- 3. The tolerance limits are specified under the condition that $V_{DDQ} = V_{DD}$ and $V_{SSQ} = V_{SS}$.
- 4. The DQ-to-DQ mismatch within byte variation for a given component including DQS_t and DQS_c.
- 5. R_{TT} variance range ratio to R_{TT} nominal value in a given component, including DQS_t and DQS_c.

$$
\text{DQ-to-DQ mismatch} = \frac{R_{\text{TT(MAX)}} - R_{\text{TT(MIN)}}}{R_{\text{TT(NOM)}}} \times 100
$$

- 6. DQ-to-DQ mismatch for a x16 device is treated as two separate bytes.
- 7. For IT, AT, and UT devices, the minimum values are derated by 9% when the device operates between –40°C and 0°C (TC).

ODT Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the following equations and tables.

T = T - T(@ calibration); $V = V_{DDO} - V_{DDO}$ (@ calibration); $V_{DD} = V_{DDO}$

Table 129: ODT Sensitivity Definitions

Table 130: ODT Voltage and Temperature Sensitivity

ODT Timing Definitions ODT Timing Definitions and Waveforms

The reference load for ODT timings is different than the reference load used for timing measurements.

Figure 240: ODT Timing Reference Load

Definitions for ADC, [†]AONAS, and [†]AOFAS are provided in the Table 131: ODT Timing Definitions on page 271 and shown in [Figure 241: tADC Definition with Direct ODT Control](#page-271-0) on page 272 and [Figure](#page-272-0) [243: tAOFAS and tAONAS Definitions](#page-272-0) on page 273. Measurement reference settings are provided in the subsequent Table 132: Reference Settings for ODT Timing Measurements on page 271.

The ^tADC for the dynamic ODT case and read disable ODT cases are represented by ^tADC of Direct ODT Control case.

Table 131: ODT Timing Definitions

Notes: 1. Refer to [Figure 241: tADC Definition with Direct ODT Control](#page-271-0) on page 272.

2. Refer to [Figure 242: tADC Definition with Dynamic ODT Control](#page-271-0) on page 272.

3. Refer to [Figure 243: tAOFAS and tAONAS Definitions](#page-272-0) on page 273.

Table 132: Reference Settings for ODT Timing Measurements

Notes: 1. MR settings are as follows: MR1 has $A10 = 1$, $A9 = 1$, $A8 = 1$ for $R_{TT(NOM)}$ setting; MR5 has $A8 = 0$, $A7 = 0$, $A6 = 0$ for R_{TT(Park)} setting; and MR2 has A11 = 0, A10 = 1, A9 = 1 for R_{TT(WR)} setting.

2. ODT state change is controlled by ODT pin.

- 3. ODT state change is controlled by a WRITE command.
- 4. Refer to [Figure 241: tADC Definition with Direct ODT Control](#page-271-0) on page 272.
- 5. Refer to [Figure 242: tADC Definition with Dynamic ODT Control](#page-271-0) on page 272.

6. Refer to [Figure 243: tAOFAS and tAONAS Definitions](#page-272-0) on page 273.

Figure 241: tADC Definition with Direct ODT Control

Figure 242: tADC Definition with Dynamic ODT Control

Figure 243: tAOFAS and tAONAS Definitions

DRAM Package Electrical Specifications

Table 133: DRAM Package Electrical Specifications for x4 and x8 Devices

Notes: 1. This parameter is not subject to a production test; it is verified by design and characterization and are provided for reference; system signal simulations should not use these values but use the Micron package model. The package parasitic (L and C) are validated using package only samples. The capacitance is measured with V_{DD} , V_{DDQ} , V_{SS} , and V_{SSQ} shorted with all other signal pins floating. The inductance is measured with V_{DD} , V_{DDQ} , V_{SS} , and V_{SSO} shorted and all other signal pins shorted at the die, not pin, side.

- 2. Package-only impedance (Zpkg) is calculated based on the Lpkg and Cpkg total for a given pin where: Zpkg (total per pin) = SQRT (Lpkg/Cpkg).
- 3. Package-only delay (Tpkg) is calculated based on Lpkg and Cpkg total for a given pin where: Tdpkg (total per $pin) = SQRT$ (Lpkg \times Cpkg).
- 4. Z_{10} and Td_{10} apply to DQ, DM, TDQS_t and TDQS_c.
- 5. Absolute value of ZCK_t, ZCK_c for impedance (Z) or absolute value of TdCK_t, TdCK_c for delay (Td).

- 6. Absolute value of ZIO (DQS_t), ZIO (DQS_c) for impedance (Z) or absolute value of TdIO (DQS_t), TdIO (DQS_c) for delay (Td).
- 7. Z_{I ADD CMD} and Td_{I ADD CMD} apply to A[17:0], BA[1:0], BG[1:0], RAS_n CAS_n, WE_n, ACT_n, and PAR.
- 8. Z_{I CTRL} and Td_{I CTRL} apply to ODT, CS_n, and CKE.
- 9. Package implementations will meet specification if the Zpkg and package delay fall within the ranges shown, and the maximum Lpkg and Cpkg do not exceed the maximum values shown.
- 10. It is assumed that Lpkg can be approximated as Lpkg = $Z_0 \times Td$.
- 11. It is assumed that Cpkg can be approximated as Cpkg = TdZ_0 .

Table 134: DRAM Package Electrical Specifications for x16 Devices

Notes: 1. This parameter is not subject to a production test; it is verified by design and characterization and are provided for reference; system signal simulations should not use these values but use the Micron package model. The

package parasitic (L and C) are validated using package only samples. The capacitance is measured with V_{DD} , V_{DDQ} , V_{SS}, and V_{SSQ} shorted with all other signal pins floating. The inductance is measured with V_{DD}, V_{DDO}, V_{SS}, and V_{SSO} shorted and all other signal pins shorted at the die, not pin, side.

- 2. Package-only impedance (Zpkg) is calculated based on the Lpkg and Cpkg total for a given pin where: Zpkg (total per pin) = SQRT (Lpkg/Cpkg).
- 3. Package-only delay (Tpkg) is calculated based on Lpkg and Cpkg total for a given pin where: Tdpkg (total per $pin) = SQRT$ (Lpkg \times Cpkg).
- 4. Z_{10} and Td_{10} apply to DQ, DM, TDQS_t and TDQS_c.
- 5. Absolute value of ZCK_t, ZCK_c for impedance (Z) or absolute value of TdCK_t, TdCK_c for delay (Td).
- 6. Absolute value of ZIO (DQS_t), ZIO (DQS_c) for impedance (Z) or absolute value of TdIO (DQS_t), TdIO (DQS_c) for delay (Td).
- 7. Z_{I} ADD cmp and Td_I ADD cmp apply to A[17:0], BA[1:0], BG[1:0], RAS_n CAS_n, WE_n, ACT_n, and PAR.
- 8. Z_{I CTRL} and Td_{I CTRL} apply to ODT, CS_n, and CKE.
- 9. Package implementations will meet specification if the Zpkg and package delay fall within the ranges shown, and the maximum Lpkg and Cpkg do not exceed the maximum values shown.
- 10. It is assumed that Lpkg can be approximated as Lpkg = $Z_0 \times Td$.
- 11. It is assumed that Cpkg can be approximated as C pkg = TdZ_0 .

Table 135: Pad Input/Output Capacitance

Notes: 1. Although the DM, TDQS_t, and TDQS_c pins have different functions, the loading matches DQ and DQS.

- 2. This parameter is not subject to a production test; it is verified by design and characterization and are provided for reference; system signal simulations should not use these values but use the Micron package model. The capacitance, if and when, is measured according to the JEP147 specification, "Procedure for Measuring Input Capacitance Using a Vector Network Analyzer (VNA)," with V_{DD}, V_{DDQ}, V_{SS}, and V_{SSQ} applied and all other pins floating (except the pin under test, CKE, RESET_n and ODT, as necessary). $V_{DD} = V_{DDQ} = 1.2V$, $V_{BIAS} = V_{DD}/2$ and on-die termination off. Measured data is rounded using industry standard half-rounded up methodology to the nearest hundredth of the MSB.
- 3. This parameter applies to monolithic die, obtained by de-embedding the package L and C parasitics.
- 4. $C_{DIO} = C_{IO}(DQ, DM) 0.5 \times (C_{IO}(DQS_t) + C_{IO}(DQS_c)).$
- 5. Absolute value of C_{10} (DQS_t), C_{10} (DQS_c)
- 6. Absolute value of CCK_t, CCK_c
- 7. C^I applies to ODT, CS_n, CKE, A[17:0], BA[1:0], BG[1:0], RAS_n, CAS_n, ACT_n, PAR and WE_n.
- 8. C_{DI_CTRL} applies to ODT, CS_n, and CKE.
- 9. C_{DI_CTRL} = C_I(CTRL) 0.5 × (C_I(CLK_t) + C_I(CLK_c)).
- 10. C_{DI_ADD_CMD} applies to A[17:0], BA1:0], BG[1:0], RAS_n, CAS_n, ACT_n, PAR and WE_n.
- 11. C_{DI_ADD_CMD} = C_I(ADD_CMD) 0.5 x (C_I(CLK_t) + C_I(CLK_c)).
- 12. Maximum external load capacitance on ZQ pin: 5pF.
- 13. Only applicable if TEN pin does not have an internal pull-up.

Thermal Characteristics

Table 136: Thermal Characteristics

Notes: 1. MAX operating case temperature. T_C is measured in the center of the package.

- 2. A thermal solution must be designed to ensure the DRAM device does not exceed the maximum T_c during operation.
- 3. Device functionality is not guaranteed if the DRAM device exceeds the maximum T_c during operation.
- 4. If T_C exceeds 85°C, the DRAM must be refreshed externally at 2x refresh, which is a 3.9µs interval refresh rate.
- 5. The thermal resistance data is based off of a number of samples from multiple lots and should be viewed as a typical number.

Figure 244: Thermal Measurement Point

Current Specifications – Measurement Conditions

I_{DD}, I_{PP}, and I_{DDO} Measurement Conditions

 I_{DD} , I_{PP}, and I_{DDO} measurement conditions, such as test load and patterns, are defined in this section.

- I_{DD} currents (I_{DD0}, I_{DD1}, I_{DD2N}, I_{DD2NT}, I_{DD2P}, I_{DD3Q}, I_{DD3N}, I_{DD3P}, I_{DD4R}, I_{DD4W}, I_{DD5R}, I_{DD6N}, I_{DD6E}, I_{DD6R} , I_{DD6A} , I_{DD7} , D_{DB} and I_{DD9}) are measured as time-averaged currents with all V_{DD} balls of the device under test grouped together.
- I_{PP} currents are I_{PP3N} for standby cases (I_{DD2N}, I_{DD2NT}, I_{DD2P}, I_{DD2Q}, I_{DD3N}, I_{DD3P}, I_{DD8}), I_{PP0} for active cases (I_{DD0} , I_{DD1} , I_{DD4R} , I_{DD4W}), I_{PP5R} for the distributed refresh case (I_{DD5R}), I_{PP6x} for self refresh cases (I_{DD6N} , I_{DD6E} , I_{DD6R} , I_{DD6A}), I_{PP7} for the operating bank interleave read case (I_{DD7}) and I_{PP9} for the MBIST-PPR operation case. These have the same definitions as the I_{DD} currents referenced but are measured on the V_{PP} supply.
- \bullet I_{DDO} currents are measured as time-averaged currents with V_{DDO} balls of the device under test grouped together. Micron does not specify I_{DDO} currents.
- I_{PP} and I_{DDO} currents are not included in I_{DD} currents, I_{DD} and I_{DDO} currents are not included in I_{PP} currents, and I_{DD} and I_{PP} currents are not included in I_{DDO} currents.

Note: I_{DDO} values cannot be directly used to calculate the I/O power of the device. They can be used to support correlation of simulated I/O power to actual I/O power. In DRAM module application, I_{DDO} cannot be measured separately because V_{DD} and V_{DDO} are using a merged-power layer in the module PCB.

The following definitions apply for I_{DD} , I_{PP} and I_{DDO} measurements.

- "0" and "LOW" are defined as $V_{IN} \leq V_{IL(AC)max}$
- "1" and "HIGH" are defined as $V_{IN} \geq V_{IH(AC)min}$
- "Midlevel" is defined as inputs $V_{\text{REF}} = V_{\text{DD}}/2$
- Timings used for I_{DD} , I_{PP} and I_{DDO} measurement-loop patterns are provided in the Current Test Definition and Patterns section.
- Basic I_{DD}, I_{PP}, and I_{DDO} measurement conditions are described in the Current Test Definition and Patterns section.
- Detailed I_{DD} , I_{PP}, and I_{DDO} measurement-loop patterns are described in the Current Test Definition and Patterns section.
- Current measurements are done after properly initializing the device. This includes, but is not limited to, setting:

 $R_{ON} = R_{ZO}/7$ (34 ohm in MR1); $Qoff = OB$ (output buffer enabled in MR1); $R_{TT(NOM)} = R_{ZQ}/6$ (40 ohm in MR1); $R_{TT(WR)} = R_{ZO}/2$ (120 ohm in MR2); $R_{TT(Park)} =$ disabled;

TDQS feature disabled in MR1; CRC disabled in MR2; CA parity feature disabled in MR3; Gear-down mode disabled in MR3; Read/Write DBI disabled in MR5; DM disabled in MR5

- Define $D = \{CS_n, RAS_n, CAS_n, WE_n\} = \{HIGH, LOW, LOW, LOW\}$; apply BG/BA changes when directed.
- Define $D_n = \{CS_n, RAS_n, CAS_n, WE_n\} = \{HIGH, HIGH, HIGH\}$; apply invert of BG/BA changes when directed above.

Note: The measurement-loop patterns must be executed at least once before actual current measurements can be taken, with the exception of IDD9 which may be measured any time after MBIST-PPR entry.

Figure 245: Measurement Setup and Test Load for I_{DDX} , I_{PPX} , and I_{DDQX}

Note: 1. Supported by I_{DDQ} measurement.

I_{DD} Definitions

Table 137: Basic I_{DD}, I_{PP}, and I_{DDQ} Measurement Conditions (Continued)

Table 137: Basic I_{DD}, I_{PP}, and I_{DDQ} Measurement Conditions (Continued)

Table 137: Basic I_{DD}, I_{PP}, and I_{DDQ} Measurement Conditions (Continued)

Notes: 1. Burst length: BL8 fixed by MRS: set MR0[1:0] 00.

- 2. Output buffer enable: set MR1[12] 0 (output buffer enabled); set MR1[2:1] 00 ($R_{ON} = R_{ZO}/7$); $R_{TT(NOM)}$ enable: set MR1[10:8] 011 (R_{ZQ}/6); R_{TT(WR)} enable: set MR2[11:9] 001 (R_{ZQ}/2), and R_{TT(Park)} enable: set MR5[8:6] 000 (disabled).
- 3. Auto self refresh (ASR): set MR2[6] 0 to disable or MR2[6] 1 to enable feature.
- 4. Self refresh temperature range (SRT): set MR2[7] 0 for normal or MR2[7] 1 for extended temperature range.
- 5. READ burst type: Nibble sequential, set MR0[3] 0.
- 6. In the dual-rank DDP case, note the following I_{DD} measurement considerations:
	- For all I_{DD} measurements except I_{DD6} , the unselected rank should be in an I_{DD2P} condition.
	- For all I_{PP} measurements except I_{PP6}, the unselected rank should be in an I_{DD3N} condition.
	- For all I_{DD6}/I_{PP6} measurements, both ranks should be in the same I_{DD6} condition.
- 7. When measuring I_{DD9}/I_{PP9} after entering MBIST-PPR mode and ALERT_N driving LOW, there is a chance that the DRAM may perform an internal hPPR if fails are found after internal self-test is completed and before ALERT_N fires HIGH.

Current Specifications – Patterns and Test Conditions

Current Test Definitions and Patterns

Table 138: I_{DD0} and I_{PP0} Measurement-Loop Pattern¹

Notes: 1. DQS_t, DQS_c are V_{DDO}.

2. BG1 is a "Don't Care" for x16 devices.

3. DQ signals are V_{DDQ} .

Table 139: I_{DD1} Measurement - Loop Pattern¹

Notes: 1. DQS_t, DQS_c are V_{DDQ} when not toggling.

2. BG1 is a "Don't Care" for x16 devices.

3. DQ signals are V_{DDQ} except when burst sequence drives each DQ signal by a READ command.

Table 140: I_{DD2N} , I_{DD3N} , and I_{PP3P} Measurement – Loop Pattern¹

Notes: 1. DQS_t, DQS_c are V_{DDQ}.

2. BG1 is a "Don't Care" for x16 devices.

3. DQ signals are V_{DDQ} .

Table 141: I_{DD2NT} Measurement - Loop Pattern¹

Notes: 1. DQS_t , DQS_c are V_{SSQ} .

2. BG1 is a "Don't Care" for x16 devices.

3. DQ signals are V_{SSQ} .

8Gb: x8, x16 Automotive DDR4 SDRAM Current Specifications – Patterns and Test Conditions

Data³

 $D1 = FF$, $D2 = FF$, $D3 = 00$ $D4 = FF$ $D5 = 00$, $D6 = 00,$ $D7 = FF$

 $D1 = 00$ $D2 = 00$, $D3 = FF$ $D4 = 00$. $D5 = FF$ $D6 = FF$, $D7 = 00$

A[17,13,11] A[17, 13, 11] CK_t, CK_c
CKE Sub-Loop
Sub-Loop
Command Command CAS_n/A15 CAS_n/A15 CAS_n/A15 WE_n/A14 A12/BC_n A[10]/AP BG[1:0] 2BA[1:0] A[9:7] A[6:3] A[2:0] ODT 0 0 RD 0 1 1 0 1 0 0 0 0 0 0 0 0 0 D0 = 00, 1 D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2, 3 | D_n, D_n | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 3 | 3 | 0 | 0 | 0 | 7 | F | 0 1 4 RD 0 1 1 0 1 0 1 1 0 0 0 7 F 0 D0 = FF, 5 D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 6, 7 | D_n, D_n | 1 | 1 | 1 | 1 | 1 | 0 | 3 | 3 | 0 | 0 | 0 | 7 | F | 0 Static High Toggling 2 8–11 Repeat sub-loop 0, use $BG[1:0] = 0$, use $BA[1:0] = 2$ instead $3 \mid 12-15 \mid$ Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 3 instead 4 \vert 16–19 \vert Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 1 instead $5 \mid 20-23 \mid$ Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 2 instead 6 $\begin{array}{|c|c|c|c|c|}\n 24–27 & \multicolumn{1}{|c|}{\text{Repeat sub-loop 0, use BG}[1:0] = 0, use BA[1:0] = 3 instead}\n \end{array}$ 7 \vert 28–31 \vert Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 0 instead 8 32–35 Repeat sub-loop 0, use $B = \frac{32 - 35}{7}$ Repeat sub-loop 0, use $B = \frac{32 - 35}{7}$ 9 \vert 36–39 \vert Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 1 instead^{[4](#page-283-0)} 10 \vert [4](#page-283-0)0–43 \vert Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 2 instead⁴

Table 142: I_{DD4R} Measurement – Loop Pattern¹

Notes: 1. DQS_t, DQS_c are V_{DDQ} when not toggling.

2. BG1 is a "Don't Care" for x16 devices.

3. Burst sequence driven on each DQ signal by a READ command. Outside burst operation, DQ signals are V_{DDO} .

 $\begin{vmatrix} 44-47 \end{vmatrix}$ $\begin{vmatrix} 44-47 \end{vmatrix}$ $\begin{vmatrix} 44-47 \end{vmatrix}$ Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 3 instead⁴ [4](#page-283-0)8–51 Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 1 instead⁴ \vert 52–55 \vert Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 2 instead^{[4](#page-283-0)} [4](#page-283-0) $\,$ 56–59 $\,$ Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 3 instead⁴ 15 60–63 Repeat sub-loop 1, use $BG[1:0] = 3$, use $BA[1:0] = 0$ instead^{[4](#page-283-0)}

8Gb: x8, x16 Automotive DDR4 SDRAM Current Specifications – Patterns and Test Conditions

Table 143: I_{DD4W} Measurement - Loop Pattern¹

Notes: 1. DQS_t, DQS_c are V_{DDQ} when not toggling.

2. BG1 is a "Don't Care" for x16 devices.

3. Burst sequence driven on each DQ signal by WRITE command. Outside burst operation, DQ signals are V_{DDQ}.

8Gb: x8, x16 Automotive DDR4 SDRAM Current Specifications – Patterns and Test Conditions

Table 144: I_{DD4Wc} Measurement – Loop Pattern¹

Notes: 1. Pattern provided for reference only.

2. DQS_t, DQS_c are V_{DDQ} when not toggling.

3. BG1 is a "Don't Care" for x16 devices.

4. Burst sequence driven on each DQ signal by WRITE command. Outside burst operation, DQ signals are V_{DDQ}.

Table 145: I_{DD5R} Measurement - Loop Pattern¹

Notes: 1. DQS_t, DQS_c are V_{DDQ}.

2. BG1 is a "Don't Care" for x16 devices.

3. DQ signals are V_{DDO} .

Table 146: I_{DD7} Measurement - Loop Pattern¹

Notes: 1. DQS_t, DQS_c are V_{DDO}.

2. BG1 is a "Don't Care" for x16 devices.

3. DQ signals are V_{DDQ} except when burst sequence drives each DQ signal by a READ command.

I_{DD} Specifications

Table 147: Timings used for I_{DD} , I_{PP} , and I_{DDQ} Measurement – Loop Patterns

Note: 1. 1KB based x4 use same numbers of clocks for *n*FAW as the x8.

Current Specifications – Limits

Table 148: I_{DD} , I_{PP} , and I_{DDQ} Current Limits – Rev. B (0°C \leq T_C \leq 95°C)

Notes: 1. Applicable for MR2 settings A7 = 0 and A6 = 0; Manual mode with normal temperature range of operation (– 40–85°C).

- 2. Applicable for MR2 settings A7 = 1 and A6 = 0; Manual mode with extended temperature range of operation (– 40–95°C).
- 3. Applicable for MR2 settings $A7 = 0$ and $A6 = 1$; Manual mode with reduced temperature range of operation $(-\mathbf{A})$ 40–45°C).
- 4. I_{DDEF} $_{\text{DDSF}}$ and I_{DDSA} values are verified by design and characterization, and may not be subject to production test.
- 5. When additive latency is enabled for I_{DD0} , current changes by approximately 0%.
- 6. When additive latency is enabled for I_{DD1} , current changes by approximately +5% (x8), +4% (x16).
- 7. When additive latency is enabled for I_{DD2N} , current changes by approximately +0%.
- 8. When DLL is disabled for I_{DD2N} , current changes by approximately -23%.
- 9. When CAL is enabled for I_{DD2N} , current changes by approximately -25%.
- 10. When gear-down is enabled for I_{DD2N} , current changes by approximately 0%.
- 11. When CA parity is enabled for I_{DD2N} , current changes by approximately +7%.
- 12. When additive latency is enabled for I_{DD3N} , current changes by approximately +1%.
- 13. When additive latency is enabled for I_{DD4R} , current changes by approximately +5%.
- 14. When read DBI is enabled for I_{DD4R} , current changes by approximately 0%.
- 15. When additive latency is enabled for I_{DDAW} , current changes by approximately +3% (x8), +4% (x16).
- 16. When write DBI is enabled for I_{DD4W} , current changes by approximately 0%.
- 17. When write CRC is enabled for I_{DD4W} , current changes by approximately 10% (x8), 10% (x16).
- 18. When CA parity is enabled for I_{DD4W} , current changes by approximately +12% (x8), +12% (x16).
- 19. When 2X REF is enabled for I_{DD5R} , current changes by approximately -14%.
- 20. When 4X REF is enabled for I_{DD5R} , current changes by approximately -33%.
- 21. I_{PP0} test and limit is applicable for I_{DD0} and I_{DD1} conditions.
- 22. IPP3N test and limit is applicable for all I_{DD2x} , I_{DD3x} , I_{DD4x} , and I_{DD8} conditions; That is, testing IPP3N should satisfy the I_{PP} s for the noted I_{DD} tests.
- 23. I_{PP6x} is applicable to I_{DD6N} , I_{DD6E} , I_{DD6R} , and I_{DD6A} conditions.
- 24. When Tc < 0°C: I_{DD2P} and I_{DD3P} must be derated by 6%; I_{DD4R} and I_{DD4W} must be derated by 4%; I_{DD6} , I_{DD6E} , and I_{DD7} must be derated by 11%.

Table 149: I_{DD} , I_{PP} , and I_{DDQ} Current Limits – Rev. B (0°C $\leq T_C \leq 105$ °C)

Table 149: I_{DD} , I_{PP} , and I_{DDO} Current Limits – Rev. B (0°C \leq T_C \leq 105°C) (Continued)

Notes: 1. Applicable for MR2 settings A7 = 0 and A6 = 0; Manual mode with normal temperature range of operation (-40–85°C).

- 2. Applicable for MR2 settings A7 = 1 and A6 = 0; Manual mode with extended temperature range of operation (– 40–105°C).
- 3. Applicable for MR2 settings A7 = 0 and A6 = 1; Manual mode with reduced temperature range of operation (– 40–45°C).
- 4. I_{DD6R} and I_{DD6A} values are typical.
- 5. When additive latency is enabled for I_{DD0} , current changes by approximately 0%.
- 6. When additive latency is enabled for I_{DD1} , current changes by approximately +5% (x8), +4% (x16).
- 7. When additive latency is enabled for I_{DD2N} , current changes by approximately +0%.
- 8. When DLL is disabled for I_{DD2N} , current changes by approximately –23%.
- 9. When CAL is enabled for I_{DD2N} , current changes by approximately -25%.
- 10. When gear-down is enabled for I_{DD2N} , current changes by approximately 0%.
- 11. When CA parity is enabled for I_{DD2N} , current changes by approximately +7%.
- 12. When additive latency is enabled for I_{DD3N} , current changes by approximately +1%.
- 13. When additive latency is enabled for I_{DD4R} , current changes by approximately +5%.
- 14. When read DBI is enabled for I_{DD4R} , current changes by approximately 0%.
- 15. When additive latency is enabled for I_{DD4W} , current changes by approximately +3% (x8), +4% (x16).
- 16. When write DBI is enabled for I_{DD4W} , current changes by approximately 0%.

- 17. When write CRC is enabled for I_{DD4W} , current changes by approximately 10% (x8), 10% (x16).
- 18. When CA parity is enabled for I_{DD4W} , current changes by approximately +12% (x8), +12% (x16).
- 19. When 2X REF is enabled for I_{DD5R} , current changes by approximately -14%.
- 20. When 4X REF is enabled for I_{DD5R} , current changes by approximately -33%.
- 21. I_{PP0} test and limit is applicable for I_{DD0} and I_{DD1} conditions.
- 22. I_{PP3N} test and limit is applicable for all I_{DD2x}, I_{DD3x}, I_{DD4x}, and I_{DD8} conditions; That is, testing I_{PP3N} should satisfy the I_{PP} s for the noted I_{DD} tests.
- 23. I_{PP6x} is applicable to I_{DD6N} , I_{DD6E} , I_{DD6R} , and I_{DD6A} conditions.
- 24. When $T_c < 0^{\circ}$ C: I_{DD2P} and I_{DD3P} must be derated by 6%; I_{DD4R} and I_{DD4W} must be derated by 4%; I_{DD6}, I_{DD6E}, and I_{DD7} must be derated by 11%.

Table 150: I_{DD}, I_{PP}, and I_{DDQ} Current Limits – Rev. B (0°C \leq T_C \leq 125°C)

Table 150: I_{DD}, I_{PP}, and I_{DDO} Current Limits – Rev. B (0°C \leq T_C \leq 125°C) (Continued)

Notes: 1. Applicable for MR2 settings A7 = 0 and A6 = 0; Manual mode with normal temperature range of operation (-40–85°C).

2. Applicable for MR2 settings A7 = 1 and A6 = 0; Manual mode with extended temperature range of operation (– 40–125°C).

- 3. Applicable for MR2 settings $A7 = 0$ and $A6 = 1$; Manual mode with reduced temperature range of operation $(-\frac{1}{2}$ 40–45°C).
- 4. I_{DD6R} and I_{DD6A} values are typical.
- 5. When additive latency is enabled for I_{DD0} , current changes by approximately 0%.
- 6. When additive latency is enabled for I_{DD1} , current changes by approximately +5% (x8), +4% (x16).
- 7. When additive latency is enabled for I_{DD2N} , current changes by approximately +0%.
- 8. When DLL is disabled for I_{DD2N} , current changes by approximately -23%.
- 9. When CAL is enabled for I_{DD2N} , current changes by approximately -25%.
- 10. When gear-down is enabled for I_{DD2N} , current changes by approximately 0%.
- 11. When CA parity is enabled for I_{DD2N} , current changes by approximately +7%.
- 12. When additive latency is enabled for I_{DD3N} , current changes by approximately +1%.
- 13. When additive latency is enabled for I_{DD4R} , current changes by approximately +5%.
- 14. When read DBI is enabled for I_{DD4R} , current changes by approximately 0%.
- 15. When additive latency is enabled for I_{DD4W} , current changes by approximately +3% (x8), +4% (x16).
- 16. When write DBI is enabled for I_{DD4W} , current changes by approximately 0%.
- 17. When write CRC is enabled for I_{DD4W} , current changes by approximately 10% (x8), 10% (x16).
- 18. When CA parity is enabled for I_{DD4W} , current changes by approximately +12% (x8), +12% (x16).
- 19. When 2X REF is enabled for I_{DD5R} , current changes by approximately -14%.
- 20. When 4X REF is enabled for I_{DD5R} , current changes by approximately -33%.
- 21. I_{PP0} test and limit is applicable for I_{DD0} and I_{DD1} conditions.
- 22. I_{PP3N} test and limit is applicable for all I_{DD2x}, I_{DD3x}, I_{DD4x}, and I_{DD8} conditions; That is, testing I_{PP3N} should satisfy the I_{PP} s for the noted I_{DD} tests.
- 23. I_{PP6x} is applicable to I_{DD6N}, I_{DD6E}, I_{DD6R}, and I_{DD6A} conditions.
- 24. When $T_c < 0^{\circ}$ C: I_{DD2P} and I_{DD3P} must be derated by 6%; I_{DD4R} and I_{DD4W} must be derated by 4%; I_{DD6}, I_{DD6E}, and I_{DD7} must be derated by 11%.

Table 151: I_{DD}, I_{PP}, and I_{DDQ} Current Limits – Rev. E (0°C \leq T_C \leq 95°C)

Table 151: I_{DD} , I_{PP} , and I_{DDO} Current Limits – Rev. E (0°C \leq T_C \leq 95°C) (Continued)

Notes: 1. Applicable for MR2 settings A7 = 0 and A6 = 0; Manual mode with normal temperature range of operation (-40–85°C).

2. Applicable for MR2 settings A7 = 1 and A6 = 0; Manual mode with extended temperature range of operation (– 40–95°C).

3. Applicable for MR2 settings A7 = 0 and A6 = 1; Manual mode with reduced temperature range of operation (– 40–45°C).

4. IDD6E, DD6R, and I_{DD6A} values are verified by design and characterization, and may not be subject to production test.

5. When additive latency is enabled for I_{DD0} , current changes by approximately 1%.

- 6. When additive latency is enabled for I_{DD1} , current changes by approximately +8% (x8), +7% (x16).
- 7. When additive latency is enabled for I_{DD2N} , current changes by approximately +1%.
- 8. When DLL is disabled for I_{DD2N} , current changes by approximately –6%.
- 9. When CAL is enabled for I_{DD2N} , current changes by approximately -30%.
- 10. When gear-down is enabled for I_{DD2N} , current changes by approximately 0%.
- 11. When CA parity is enabled for I_{DD2N} , current changes by approximately +10%.
- 12. When additive latency is enabled for I_{DD3N} , current changes by approximately +1%.
- 13. When additive latency is enabled for I_{DD4R} , current changes by approximately +4%.
- 14. When read DBI is enabled for I_{DD4R} , current changes by approximately -14%.
- 15. When additive latency is enabled for I_{DDAW} , current changes by approximately +3% (x8), +4% (x16).
- 16. When write DBI is enabled for I_{DD4W} , current changes by approximately -20%.
- 17. When write CRC is enabled for I_{DD4W} , current changes by approximately –5% (x8), –5% (x16).
- 18. When CA parity is enabled for I_{DD4W} , current changes by approximately +12% (x8), +12% (x16).
- 19. When 2X REF is enabled for I_{DD5R} , current changes by approximately 0%.
- 20. When 4X REF is enabled for I_{DD5R} , current changes by approximately 0%.
- 21. When 2X REF is enabled for I_{PP5R} , current changes by approximately 0%.
- 22. When 4X REF is enabled for I_{PP5R} , current changes by approximately 0%.
- 23. I_{PP0} test and limit is applicable for I_{DD0} and I_{DD1} conditions.
- 24. IPP3N test and limit is applicable for all I_{DD2x}, I_{DD3x}, I_{DD4x}, and I_{DD8} conditions; That is, testing I_{PP3N} should satisfy the I_{PP} s for the noted I_{DD} tests.
- 25. I_{PP6x} is applicable to I_{DD6N}, I_{DD6E}, I_{DD6R}, and I_{DD6A} conditions.
- 26. When $T_c < 0^{\circ}$ C: I_{DD2P} and I_{DD3P} must be derated by 6%; I_{DD4R} and I_{DD4W} must be derated by 4%; I_{DD6}, I_{DD6E}, and I_{DD7} must be derated by 11%.

Table 152: I_{DD}, I_{PP}, and I_{DDO} Current Limits – Rev. E (0°C \leq T_C \leq 105°C)

Table 152: I_{DD}, I_{PP}, and I_{DDO} Current Limits – Rev. E (0°C \leq T_C \leq 105°C) (Continued)

Notes: 1. Applicable for MR2 settings A7 = 0 and A6 = 0; Manual mode with normal temperature range of operation (– 40–85°C).

2. Applicable for MR2 settings A7 = 1 and A6 = 0; Manual mode with extended temperature range of operation (– 40–105°C).

- 3. Applicable for MR2 settings $A7 = 0$ and $A6 = 1$; Manual mode with reduced temperature range of operation (-40–45°C).
- 4. I_{DD6E}, _{DD6R}, and I_{DD6A} values are verified by design and characterization, and may not be subject to production test.
- 5. When additive latency is enabled for I_{DD0} , current changes by approximately 1%.
- 6. When additive latency is enabled for I_{DD1} , current changes by approximately +8% (x8), +7% (x16).
- 7. When additive latency is enabled for I_{DD2N} , current changes by approximately +1%.
- 8. When DLL is disabled for I_{DD2N} , current changes by approximately -6%.
- 9. When CAL is enabled for I_{DD2N} , current changes by approximately –30%.
- 10. When gear-down is enabled for I_{DD2N} , current changes by approximately 0%.
- 11. When CA parity is enabled for I_{DD2N} , current changes by approximately +10%.
- 12. When additive latency is enabled for I_{DD3N} , current changes by approximately +1%.
- 13. When additive latency is enabled for I_{DD4R} , current changes by approximately +4%.
- 14. When read DBI is enabled for I_{DD4R} , current changes by approximately -14%.
- 15. When additive latency is enabled for I_{DDAW} , current changes by approximately +3% (x8), +4% (x16).
- 16. When write DBI is enabled for I_{DD4W} , current changes by approximately -20%.
- 17. When write CRC is enabled for I_{DD4W} , current changes by approximately –5% (x8), –5% (x16).
- 18. When CA parity is enabled for I_{DD4W} , current changes by approximately +12% (x8), +12% (x16).
- 19. When 2X REF is enabled for I_{DD5R} , current changes by approximately 0%.
- 20. When 4X REF is enabled for I_{DD5R} , current changes by approximately 0%.
- 21. When 2X REF is enabled for I_{PP5R} , current changes by approximately 0%.
- 22. When 4X REF is enabled for I_{PP5R} , current changes by approximately 0%.
- 23. I_{PP0} test and limit is applicable for I_{DD0} and I_{DD1} conditions.
- 24. I_{PP3N} test and limit is applicable for all I_{DD2x}, I_{DD3x}, I_{DD4x}, and I_{DD8} conditions; That is, testing I_{PP3N} should satisfy the I_{PP} s for the noted I_{DD} tests.
- 25. I_{PP6x} is applicable to I_{DD6N} , I_{DD6E} , I_{DD6R} , and I_{DD6A} conditions.
- 26. When $T_c < 0^{\circ}$ C: I_{DD2P} and I_{DD3P} must be derated by 6%; I_{DD4R} and I_{DD4W} must be derated by 4%; I_{DD6}, I_{DD6E}, and I_{DD7} must be derated by 11%.

Table 153: I_{DD}, I_{PP}, and I_{DDQ} Current Limits – Rev. E (0°C \leq T_C \leq 125°C)

Notes: 1. Applicable for MR2 settings A7 = 0 and A6 = 0; Manual mode with normal temperature range of operation (-40–85°C).

- 2. Applicable for MR2 settings A7 = 1 and A6 = 0; Manual mode with extended temperature range of operation (– 40–125°C).
- 3. Applicable for MR2 settings A7 = 0 and A6 = 1; Manual mode with reduced temperature range of operation (– 40–45°C).

- 4. I_{DD6E}, _{DD6R}, and I_{DD6A} values are verified by design and characterization, and may not be subject to production test.
- 5. When additive latency is enabled for I_{DD0} , current changes by approximately 1%.
- 6. When additive latency is enabled for I_{DD1} , current changes by approximately +8% (x8), +7% (x16).
- 7. When additive latency is enabled for I_{DD2N} , current changes by approximately +1%.
- 8. When DLL is disabled for I_{DD2N} , current changes by approximately –6%.
- 9. When CAL is enabled for I_{DD2N} , current changes by approximately -30%.
- 10. When gear-down is enabled for I_{DD2N} , current changes by approximately 0%.
- 11. When CA parity is enabled for I_{DD2N} , current changes by approximately +10%.
- 12. When additive latency is enabled for I_{DD3N} , current changes by approximately +1%.
- 13. When additive latency is enabled for I_{DD4R} , current changes by approximately +4%.
- 14. When read DBI is enabled for I_{DD4R} , current changes by approximately –14%.
- 15. When additive latency is enabled for I_{DD4W} , current changes by approximately +3% (x8), +4% (x16).
- 16. When write DBI is enabled for I_{DD4W} , current changes by approximately -20%.
- 17. When write CRC is enabled for I_{DD4W} , current changes by approximately –5% (x8), –5% (x16).
- 18. When CA parity is enabled for I_{DD4W} , current changes by approximately +12% (x8), +12% (x16).
- 19. When 2X REF is enabled for I_{DD5R} , current changes by approximately 0%.
- 20. When 4X REF is enabled for I_{DD5R} , current changes by approximately 0%.
- 21. When 2X REF is enabled for I_{PP5R} , current changes by approximately 0%.
- 22. When 4X REF is enabled for I_{PP5R} , current changes by approximately 0%.
- 23. I_{PP0} test and limit is applicable for I_{DD0} and I_{DD1} conditions.
- 24. I_{PP3N} test and limit is applicable for all I_{DD2x}, I_{DD3x}, I_{DD4x}, and I_{DD8} conditions; That is, testing I_{PP3N} should satisfy the I_{PP} s for the noted I_{DD} tests.
- 25. I_{PP6x} is applicable to I_{DD6N}, I_{DD6E}, I_{DD6R}, and I_{DD6A} conditions.
- 26. When $T_c < 0^{\circ}$ C: I_{DD2P} and I_{DD3P} must be derated by 6%; I_{DD4R} and I_{DD4W} must be derated by 4%; I_{DD6}, I_{DD6E}, and I_{DD7} must be derated by 11%.

Notes: 1. Applicable for MR2 settings A7 = 0 and A6 = 0; Manual mode with normal temperature range of operation (-40–85°C).

- 2. Applicable for MR2 settings A7 = 1 and A6 = 0; Manual mode with extended temperature range of operation (– 40–95°C).
- 3. Applicable for MR2 settings $A7 = 0$ and $A6 = 1$; Manual mode with reduced temperature range of operation $(-\frac{1}{2}$ 40–45°C).

4. I_{DD6E}, I_{DD6R}, and I_{DD6A} values are verified by design and characterization, and may not be subject to production test.

- 5. When additive latency is enabled for I_{DD0} , current changes by approximately +1%.
- 6. When additive latency is enabled for I_{DD1} , current changes by approximately +5%.
- 7. When additive latency is enabled for I_{DD2N} , current changes by approximately 2%.
- 8. When DLL is disabled for I_{DD2N} , current changes by approximately +19%.
- 9. When CAL is enabled for I_{DD2N} , current changes by approximately –20%.
- 10. When gear-down is enabled for I_{DD2N} , current changes by approximately +2%.
- 11. When CA parity is enabled for I_{DD2N} , current changes by approximately +10%.
- 12. When additive latency is enabled for I_{DD3N} , current changes by approximately -2% .
- 13. When additive latency is enabled for I_{DD4R} , current changes by approximately +4%.
- 14. When read DBI is enabled for I_{DDR} , current changes by approximately -14%
- 15. When additive latency is enabled for I_{DD4W} , current changes by approximately +6%.
- 16. When write DBI is enabled for I_{DD4W} , current changes by approximately +1%.
- 17. When write CRC is enabled for I_{DD4W} , current changes by approximately –5%.
- 18. When CA parity is enabled for I_{DD4W} , current changes by approximately +14%.
- 19. I_{PP0} test and limit is applicable for I_{DD0} and I_{DD1} conditions.
- 20. I_{PP3N} test and limit is applicable for all I_{DD2x}, I_{DD3x}, I_{DD4x}, and I_{DD8} conditions; That is, testing I_{PP3N} should satisfy the I_{PP} s for the noted I_{DD} tests.
- 21. DDR4-1600 and DDR4-1866 use the same I_{DD} limits as DDR4-2133.

- 22. The I_{DD} values must be derated (increased) when operating between 85°C < T_C ≤ 95°C: I_{DD0}, I_{DD21}, I_{DD2P}, IDD2NT, IDD2Q, IDD3N, IDD3P, IDD4R, and IDD4W, must be derated by +10%. IDD5R and IPP5R must be derated by +43%; I_{PP0} must be derated by +13%. I_{PP3N} must be derated by +22%. I_{PP7} must be derated by +3%. These values are verified by design and characterization, and may not be subject to production test.
- 23. I_{PP6x} is applicable to I_{DD6N} , I_{DD6E} , I_{DD6R} , and I_{DD6A} conditions.

Table 155: I_{DD}, I_{PP}, and I_{DDQ} Current Limits; Die Rev. R

Table 155: I_{DD}, I_{PP}, and I_{DDO} Current Limits; Die Rev. R (Continued)

Notes: 1. Applicable for MR2 settings A7 = 0 and A6 = 0; Manual mode with normal temperature range of operation (-40–85°C).

- 2. Applicable for MR2 settings A7 = 1 and A6 = 0; Manual mode with extended temperature range of operation (– 40–95°C).
- 3. Applicable for MR2 settings A7 = 0 and A6 = 1; Manual mode with reduced temperature range of operation (– $40 - 45$ °C).
- 4. I_{DD6E}, I_{DD6R}, and I_{DD6A} values are verified by design and characterization, and may not be subject to production test.
- 5. When additive latency is enabled for I_{DD0} , current changes by approximately +1%.
- 6. When additive latency is enabled for I_{DD1} , current changes by approximately +5%.
- 7. When additive latency is enabled for I_{DD2N} , current changes by approximately 2%.
- 8. When DLL is disabled for I_{DD2N} , current changes by approximately +19%.
- 9. When CAL is enabled for I_{DD2N} , current changes by approximately –20%.
- 10. When gear-down is enabled for I_{DD2N} , current changes by approximately +2%.
- 11. When CA parity is enabled for I_{DD2N} , current changes by approximately +10%.
- 12. When additive latency is enabled for I_{DD3N} , current changes by approximately -2% .
- 13. When additive latency is enabled for I_{DD4R} , current changes by approximately +4%.
- 14. When read DBI is enabled for I_{DDAR} , current changes by approximately -14%
- 15. When additive latency is enabled for I_{DD4W} , current changes by approximately +6%.
- 16. When write DBI is enabled for I_{DD4W} , current changes by approximately +1%.
- 17. When write CRC is enabled for I_{DD4W} , current changes by approximately –5%.
- 18. When CA parity is enabled for I_{DD4W} , current changes by approximately +14%.
- 19. I_{PP0} test and limit is applicable for I_{DD0} and I_{DD1} conditions.
- 20. I_{PP3N} test and limit is applicable for all I_{DD2x}, I_{DD3x}, I_{DD4x}, and I_{DD8} conditions; That is, testing I_{PP3N} should satisfy the I_{PP} s for the noted I_{DD} tests.
- 21. DDR4-1600 and DDR4-1866 use the same I_{DD} limits as DDR4-2133.
- 22. The I_{DD} values must be derated (increased) when operating between 85°C < T_C ≤ 95°C: I_{DD0}, I_{DD1}, IDD2N ,IDD2P,IDD2NT, IDD2Q, IDD3N, IDD3P, IDD4R, and IDD4W, must be derated by +10%. IDD5R and IPP5R must be derated by +43%; I_{PP0} must be derated by +13%. I_{PP3N} must be derated by +22%. I_{PP7} must be derated by +3%. These values are verified by design and characterization, and may not be subject to production test.
- 23. I_{PP6x} is applicable to I_{DD6N} , I_{DD6E} , I_{DD6R} , and I_{DD6A} conditions.

Speed Bin Tables

DDR4 DRAM timing is primarily covered by two types of tables: the Speed Bin tables in this section and the tables found in the Electrical Characteristics and AC Timing Parameters section. The timing parameter tables define the applicable timing specifications based on the speed rating. The Speed Bin tables on the following pages list the ^tAA, ^tRCD, ^tRP, ^tRAS, and ^tRC limits of a given speed mark and are applicable to the CL settings in the lower half of the table provided they are applied in the correct clock range, which is noted.

Backward Compatibility

Although the speed bin tables list the slower data rates, tAA, CL, and CWL, it is difficult to determine whether a faster speed bin supports all of the ^tAA, CL, and CWL combinations across all the data rates of a slower speed bin. To assist in this process, please refer to the Backward Compatibility table.

Table 156: Backward Compatibility

Note 1 applies to the entire table.

Notes: 1. The backward compatibility table is not meant to guarantee that any new device will be a drop in replacement for an existing part number.Customers should review the operating conditions for any device to determine its suitability for use in their design.

 2. This condition exceeds the JEDEC requirement in order to allow additional flexibility for components. However, JEDEC SPD compliance may forcemodules to only support the JEDEC-defined value. Refer to the SPD documentation for further clarification.

8Gb: x8, x16 Automotive DDR4 SDRAM

8Gb: x8, x16 Automotive DDR4 SDRAM

Speed Bin Tables

Speed Bin Tables

8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

Table 157: DDR4-1600 Speed Bins and Operating Conditions

Notes 1–3 apply to the entire table

Notes: 1. Speed Bin table is only valid with DLL enabled.

- 2. When operating in 2^tCK WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable ^tCK range.
- 3. The programmed value of CWL must be less than or equal to the programmed value of CL.
- 4. This value applies to non-native ^tCK-CL-nRCD-nRP combinations.
- 5. When calculating ^tRC in clocks, values may not be used in a combination that violate ^tRAS or ^tRP.

8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

6. This value exceeds the JEDEC requirement in order to allow additional flexibility, especially for components. However, JEDEC SPD compliance may
force modules to only support the JEDEC defined value, please refer to the

Table 158: DDR4-1866 Speed Bins and Operating Conditions

Notes 1–3 apply to the entire table

Notes: 1. Speed Bin table is only valid with DLL enabled.

- 2. When operating in 2^tCK WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable ^tCK range.
- 3. The programmed value of CWL must be less than or equal to the programmed value of CL.
- 4. This value applies to non-native ^tCK-CL-*n*RCD-*n*RP combinations.
- 5. When calculating ^tRC in clocks, values may not be used in a combination that violate ^tRAS or ^tRP.
- 6. This value exceeds the JEDEC requirement in order to allow additional flexibility, especially for components. However, JEDEC SPD compliancemay force modules to only support the JEDEC defined value, please refer to the SPD documentation.

8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

Table 159: DDR4-2133 Speed Bins and Operating Conditions

Notes 1–3 apply to the entire table

Notes: 1. Speed Bin table is only valid with DLL enabled.

- 2. When operating in 2^tCK WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable ^tCK range.
- 3. The programmed value of CWL must be less than or equal to the programmed value of CL.
- 4. This value applies to non-native ^tCK-CL-nRCD-nRP combinations.

8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

- 5. When calculating ^tRC in clocks, values may not be used in a combination that violate ^tRAS or ^tRP.
- 6. This value exceeds the JEDEC requirement in order to allow additional flexibility, especially for components. However, JEDEC SPD compliance mayforce modules to only support the JEDEC defined value, please refer to the SPD documentation.

Table 160: DDR4-2400 Speed Bins and Operating Conditions

Notes 1–3 apply to the entire table

8Gb: x8, x16 Automotive DDR4 SDRAM
Speed Bin Tables 8Gb: x8, x16 Automotive DDR4 SDRAM Speed Bin Tables

314

8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

Table 160: DDR4-2400 Speed Bins and Operating Conditions (Continued)

Notes: 1. Speed Bin table is only valid with DLL enabled.

- 2. When operating in 2^tCK WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable ^tCK range.
- 3. The programmed value of CWL must be less than or equal to the programmed value of CL.
- 4. This value applies to non-native ^tCK-CL-nRCD-nRP combinations.
- 5. When calculating ^tRC in clocks, values may not be used in a combination that violate ^tRAS or ^tRP.
- 6. This value exceeds the JEDEC requirement in order to allow additional flexibility, especially for components. However, JEDEC SPD compliance mayforce modules to only support the JEDEC defined value, please refer to the SPD documentation.

Table 161: DDR4-2666 Speed Bins and Operating Conditions

Notes 1–3 apply to the entire table

8Gb: x8, x16 Automotive DDR4 SDRAM

8Gb: x8, x16 Automotive DDR4 SDRAM
Speed Bin Tables

Speed Bin Tables

316

8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

8Gb: x8, x16 Automotive DDR4 SDRAM

8Gb: x8, x16 Automotive DPR4 SDRAM

Speed Bin Tables

Speed Bin Tables

Table 161: DDR4-2666 Speed Bins and Operating Conditions (Continued)

Notes: 1. Speed Bin table is only valid with DLL enabled.

- 2. When operating in 2^tCK WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable ^tCK range.
- 3. The programmed value of CWL must be less than or equal to the programmed value of CL.
- 4. This value applies to non-native ^tCK-CL-*n*RCD-*n*RP combinations.
- 5. When calculating ^tRC in clocks, values may not be used in a combination that violate ^tRAS or ^tRP.
- 6. This value exceeds the JEDEC requirement in order to allow additional flexibility, especially for components. However, JEDEC SPD compliance mayforce modules to only support the JEDEC defined value, please refer to the SPD documentation.

8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

Table 162: DDR4-2933 Speed Bins and Operating Conditions

Notes 1–3 apply to the entire table

8Gb: x8, x16 Automotive DDR4 SDRAM
Speed Bin Tables 8Gb: x8, x16 Automotive DDR4 SDRAM Speed Bin Tables

318

8Gb: x8, x16 Automotive DDR4 SDRAM
8Gb: x8, x16 Automotive DDR4 SDRAM 8Gb: x8, x16 Automotive DDR4 SDRAM Speed Bin Tables

Table 162: DDR4-2933 Speed Bins and Operating Conditions (Continued)

Notes: 1. Speed Bin table is only valid with DLL enabled.

- 2. When operating in 2^tCK WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable ^tCK range.
- 3. The programmed value of CWL must be less than or equal to the programmed value of CL.
- 4. This value applies to non-native ^tCK-CL-*n*RCD-*n*RP combinations.
- 5. When calculating ^tRC in clocks, values may not be used in a combination that violate ^tRAS or ^tRP.

6. This value exceeds the JEDEC requirement in order to allow additional flexibility, especially for components. However, JEDEC SPD compliance may
force modules to only support the JEDEC defined value, please refer to the

Table 163: DDR4-3200 Speed Bins and Operating Conditions

Notes 1–3 apply to the entire table

Meron

8Gb: x8, x16 Automotive DDR4 SDRAM

8Gb: x8, x16 Automotive DDR4 SDRAM
Speed Bin Tables

Speed Bin Tables

321

8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

Table 163: DDR4-3200 Speed Bins and Operating Conditions (Continued)

Notes: 1. Speed Bin table is only valid with DLL enabled.

- 2. When operating in 2^tCK WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable ^tCK range.
- 3. The programmed value of CWL must be less than or equal to the programmed value of CL.
- 4. This value applies to non-native ^tCK-CL-*n*RCD-*n*RP combinations.
- 5. When calculating ^tRC in clocks, values may not be used in a combination that violate ^tRAS or ^tRP.
- 6. This value exceeds the JEDEC requirement in order to allow additional flexibility, especially for components. However, JEDEC SPD compliance mayforce modules to only support the JEDEC defined value, please refer to the SPD documentation.

322

Refresh Parameters By Device Density

Table 164: Refresh Parameters by Device Density

Note: 1. Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if the devices support these options or requirements.

8Gb: x8, x16 Automotive DDR4 SDRAM

8Gb: x8, x16 Automotive DDR4 SDRAM

Table 165: Electrical Characteristics and AC Timing Parameters

324

8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419

8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419

Micron

8Gb: x8, x16 Automotive DDR4 SDRAM

Micron

8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419

Micron

8Gb: x8, x16 Automotive DDR4 SDRAM

8Gb: x8, x16 Automotive DDR4 SDRAM

8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419

Micron

Notes: 1. Maximum limit not applicable.

2. Micron ^tDLLK values support the legacy JEDEC ^tDLLK specifications.

3. DDR4-1600 AC timing parameters apply if DRAM operates at lower than 1600 MT/s data rate.

- 4. Data rate is greater than or equal to 1066 Mb/s.
- 5. WRITE-to-READ when CRC and DM are both not enabled.
- 6. WRITE-to-READ delay when CRC and DM are both enabled.
- 7. The start of internal write transactions is defined as follows:
	- For BL8 (fixed by MRS and on-the-fly): rising clock edge four clock cycles after WL
	- For BC4 (on-the-fly): rising clock edge four clock cycles after WL
	- For BC4 (fixed by MRS): rising clock edge two clock cycles after WL
- 8. For these parameters, the device supports ^t*n*PARAM [*n*CK] = ROUND{tPARAM [ns]/tCK (AVG) [ns]} according to the rounding algorithms found in the Converting Time-Based Specifications to Clock-Based Requirements section, in clock cycles, assuming all input clock jitter specifications aresatisfied.
- 9. When operating in 1^tCK WRITE preamble mode.
- 10. When operating in 2^tCK WRITE preamble mode.
- 11. When CA parity mode is selected and the DLLoff mode is used, each REF command requires an additional "PL" added to ^tRFC refresh time.
- 12. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in reduction ofthe product lifetime and/or reduction in data retention ability.
- 13. Applicable from ^tCK (AVG) MIN to ^tCK (AVG) MAX as stated in the Speed Bin tables.
- 14. JEDEC specifies a minimum of five clocks.
- 15. The maximum read postamble is bound by ^tDQSCK (MIN) plus ^tQSH (MIN) on the left side and ^tHZ(DQS) MAX on the right side.
- 16. The reference level of DQ output signal is specified with a midpoint as a widest part of output signal eye, which should be approximately 0.7 \times $\rm{V_{DDQ}}$ as a center level of the static single-ended output peak-to-peak swing with a driver impedance of 34 ohms and an effective test load of 50 ohms to $V_{TT} = V_{DDQ}$.
- 17. JEDEC hasn't agreed upon the definition of the deterministic jitter; the user should focus on meeting the total limit.
- 18. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate inthe range of 20–60 kHz with an additional 1% of ^tCK (AVG) as a long-term jitter component; however, the spread spectrum may not use a clock rate below ^tCK (AVG) MIN.
- 19. The actual ^tCAL minimum is the larger of 3 clocks or 3.748ns/^tCK; the table lists the applicable clocks required at targeted speed bin.
- 20. The maximum READ preamble is bounded by ^tLZ(DQS) MIN on the left side and ^tDQSCK (MAX) on the right side. See figure in the Clock to Data Strobe Relationship section. Boundary of DQS Low-Z occurs one cycle earlier in 2^tCK toggle mode, as illustrated in the READ Preamble section.

8Gb: x8, x16 Automotive DDR4 SDRAM

8Gb: x8, x16 Automotive DDR4 SDRAM

MCron

- 21. DQ falling signal middle-point of transferring from HIGH to LOW to first rising edge of DQS differential signal cross-point.
- 22. The ^tPDA_S/^tPDA_H parameters may use the ^tDS/^tDH limits, respectively, if the signal is LOW the entire BL8.

Electrical Characteristics and AC Timing Parameters: DDR4-2666 Through 3200

Table 166: Electrical Characteristics and AC Timing Parameters

8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419

8Gb: x8, x16 Automotive DDR4 SDRAM

Micron

8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419

8Gb: x8, x16 Automotive DDR4 SDRAM

8Gb: x8, x16 Automotive DDR4 SDRAM

8Gb: x8, x16 Automotive DDR4 SDRAM

342

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN 8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN CCMTD-1406124318-10419

8Gb: x8, x16 Automotive DDR4 SDRAM

8Gb: x8, x16 Automotive DDR4 SDRAM

8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. K 05/2023 EN

CCMTD-1406124318-10419

8Gb: x8, x16 Automotive DDR4 SDRAM

- Notes: 1. Maximum limit not applicable.
	- 2. Micron ^tDLLK values support the legacy JEDEC ^tDLLK specifications.
	- 3. DDR4-1600 AC timing parameters apply if DRAM operates at lower than 1600 MT/s data rate.
	- 4. Data rate is greater than or equal to 1066 Mb/s.
	- 5. WRITE-to-READ when CRC and DM are both not enabled.
	- 6. WRITE-to-READ delay when CRC and DM are both enabled.
	- 7. The start of internal write transactions is defined as follows:
		- For BL8 (fixed by MRS and on-the-fly): rising clock edge four clock cycles after WL
		- For BC4 (on-the-fly): rising clock edge four clock cycles after WL
		- For BC4 (fixed by MRS): rising clock edge two clock cycles after WL
	- 8. For these parameters, the device supports ^t*n*PARAM [*n*CK] = ROUND{tPARAM [ns]/tCK (AVG) [ns]} according to the rounding algorithms found in the Converting Time-Based Specifications to Clock-Based Requirements section, in clock cycles, assuming all input clock jitter specifications aresatisfied.
	- 9. When operating in 1^tCK WRITE preamble mode.
	- 10. When operating in 2^tCK WRITE preamble mode.
	- 11. When CA parity mode is selected and the DLLoff mode is used, each REF command requires an additional "PL" added to ^tRFC refresh time.
	- 12. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in reduction ofthe product lifetime and/or reduction in data retention ability.
	- 13. Applicable from ^tCK (AVG) MIN to ^tCK (AVG) MAX as stated in the Speed Bin tables.
	- 14. JEDEC specifies a minimum of five clocks.
	- 15. The maximum read postamble is bound by ^tDQSCK (MIN) plus ^tQSH (MIN) on the left side and ^tHZ(DQS) MAX on the right side.
	- 16. The reference level of DQ output signal is specified with a midpoint as a widest part of output signal eye, which should be approximately 0.7 \times $\rm{V_{DDQ}}$ as a center level of the static single-ended output peak-to-peak swing with a driver impedance of 34 ohms and an effective test load of 50 ohms to $V_{TT} = V_{DDO}$.
	- 17. JEDEC hasn't agreed upon the definition of the deterministic jitter; the user should focus on meeting the total limit.
	- 18. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate inthe range of 20–60 kHz with an additional 1% of ^tCK (AVG) as a long-term jitter component; however, the spread spectrum may not use a clock rate below ^tCK (AVG) MIN.
	- 19. The actual ^tCAL minimum is the larger of 3 clocks or 3.748ns/^tCK; the table lists the applicable clocks required at targeted speed bin.
	- 20. The maximum READ preamble is bounded by ^tLZ(DQS) MIN on the left side and ^tDQSCK (MAX) on the right side. See figure in the Clock to Data Strobe Relationship section. Boundary of DQS Low-Z occurs one cycle earlier in 2^tCK toggle mode, as illustrated in the READ Preamble section.
	- 21. DQ falling signal middle-point of transferring from HIGH to LOW to first rising edge of DQS differential signal cross-point.
	- 22. The ^tPDA_S/^tPDA_H parameters may use the ^tDS/^tDH limits, respectively, if the signal is LOW the entire BL8.

Converting Time-Based Specifications to Clock-Based Requirements

Software algorithms for calculation of timing parameters are subject to potential rounding errors when converting DRAM timing requirements to system clocks; for example, a memory clock with a nominal frequency of 933.33...3 MHz which yields a clock period of 1.071428571429...ns. It is unrealistic to represent all digits after the decimal point exactly and some sort of rounding needs to be done.

DDR4 SDRAM SPD-based specifications use a minimum granularity for SPD-associated timing parameters of 1ps. Clock periods such as tCK (AVG) MIN are defined to the nearest picosecond. For example, 1.071428571429...ns is stated as 1071ps. Parameters such as tAA MIN are specified in units of time (nanoseconds) and require mathematical computation to convert to system clocks (*n*CK). Rules for rounding allow optimization of device performance without violating device parameters. These SPD algorithms rely on results that are within *n*CK adjustment factors on device testing and specification to avoid losing performance due to rounding errors when using SPD-based parameters. Note that JEDEC also defines an *n*CK adjustment factor, but mandates the inverse *n*CK adjustment factor be used in case of conflicting results, so only the inverse *n*CK adjustment factor is discussed here.

Guidance converting SPD associated timing parameters to system clock requirements:

- Round the application clock period up to the nearest picosecond.
- Express the timing specification and application clock period in picoseconds; scaling a nanosecond-based parameter value by 1000 allows programmers to use integer math instead of real math by expressing timing in ps.
- Divide the picosecond-based parameter by the picoseconds based application clock period.
- Add an inverse *n*CK adjustment factor of 97.4%.
- Truncate down to the next lower integer value.
- $nCK = Truncate[(parameter in ps)/(application[†]CK in ps) + (974/1000)].$

Guidance converting nonSPD associated timing parameters to system clock requirements:

- Divide the time base specification (in ns) and divided by the clock period (in ns).
- The resultant is set to the next higher integer number of clocks.
- $nCK = Ceiling[(parameter in ns/application ^tCK in ns)].$

Options Tables

Table 167: Options – Speed Based

Table 168: Options – Width Based

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006 208-368-4000, micron.com/support

Micron and the Micron logo are trademarks of Micron Technology, Inc.

All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein.Although considered final, these specifications are subject to change, as further product development and data characterization