# 8-Output Very Low Phase Jitter HCSL Fanout Buffer

# **8INT31H800A**

## **DATA SHEET**

### **General Description**

The 8INT31H800A is an 8-output very high performance HCSL fanout buffer for High Performance Interconnect applications. It can also be used at speeds up to 350MHz. There are four OE pins on the device, each controlling two outputs.

### **Recommended Application**

DB800H

## **Output Features**

• Eight HCSL differential pairs

### **Key Specifications**

- Qx output-to-output skew within a pair: 22ps (typical)
- Qx output-to-output skew across all outputs: 32ps (typical)
- RMS additive phase jitter: 65fs (typical)

## **Block Diagram**



#### **Features/Benefits**

- Extremely low additive phase jitter; supports DB800H requirements
- 3.3V operation; standard industry power supply
- Four OE pins each controlling two outputs; easy control of clocks to CPU sockets
- Universal differential input; can be driven by HCSL or LVPECL clock sources
- 1MHz to 350MHz operating frequency; covers all popular Ethernet frequencies
- Space saving 32-pin 5x5mm VFQFN; minimal board space

### **Pin Assignment**



v prefix indicates internal 50kΩ pull-down resistor

## **Pin Descriptions and Characteristics**

#### **Table 1. Pin Descriptions**



#### **Table 2A. Output Enable (OE) Functionality Table<sup>1</sup>**



NOTE 1: vOE\_X# denotes: vOE\_01#, vOE\_23#, vOE\_45#, vOE67#.

NOTE 2: The outputs are tristated and the termination networks pulls them low.

#### **Table 2B. Power Connections1**



NOTE 1:  $V_{DDx}$  denotes either  $V_{DD3.3}$  or  $V_{DDO3.3}$ .

## **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 8INT31H800A. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.



NOTE 1:  $V_{DDx}$  denotes either  $V_{DD3.3}$  or  $V_{DDO3.3.}$ 

NOTE 2: According to JEDEC/JS-001-2012/JESD22-C101E.

### **Electrical Characteristics**

#### **Table 3A. Input/Supply/Common Parameters,**

Supply Voltage  $V_{DDx}^{-1}$  = 3.3 V ±5%,  $T_A = T_{IND}^{-2}$ 



NOTE 1:  $V_{DDx}$  denotes either  $V_{DD3.3}$  or  $V_{DDO3.3}$ .

NOTE 2: Guaranteed by design and characterization, not 100% tested in production.

NOTE 3: Signal edge is required to be monotonic when transitioning through this region.

NOTE 4: Time from de-assertion until outputs are stopped or time from assertion until outputs are running.



#### **Table 3B. Clock Input Parameters,** Supply Voltage  $V_{DD}x^1 = 3.3 V \pm 5\%$ ,  $T_A = T_{IND}$

NOTE 1:  $V_{DDx}$  denotes either  $V_{DD3.3}$  or  $V_{DDO3.3.}$ 

NOTE 2: Common mode voltage is defined as the crosspoint.

NOTE 3: Input voltage cannot be less than GND - 300mV or more than  $V_{DD3.3}$ .

NOTE 4: Slew rate measured through ±75mV window centered around differential zero.

### **Table 3C. Qx HCSL Differential Outputs,** Supply Voltage V<sub>DDx</sub><sup>1</sup>= 3.3 V ±5%, T<sub>A</sub> = T<sub>IND</sub>



NOTE 1:  $V_{DDx}$  denotes either  $V_{DD3.3}$  or  $V_{DDO3.3}$ .

NOTE 2: Measured from differential waveform.

NOTE 3: Slew rate is measured through the V<sub>swing</sub> voltage range centered around differential OV. This results in a ±150mV window around differential 0V.

NOTE 4: Rise/Fall matching derived using the following,  $2*(T_{\text{RISE}} - T_{\text{FALL}})/ (T_{\text{RISE}} + T_{\text{FALL}})$ 

NOTE 5: Measured from single-ended waveform.

NOTE 6:  $V_{cross}$  is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

NOTE 7: The total variation of all V<sub>cross</sub> measurements in any system. Note that this is a subset of V<sub>\_cross\_min/max</sub> (V<sub>\_cross absolute</sub>) allowed. The intent is to limit V $_{\rm cross}$  induced modulation by setting V $_{\rm cross\_delta}$ elta to be smaller than V $_{\rm cross}$ absolute.

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500ppm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Guaranteed by design and characterization, not 100% tested in production.



#### **Table 3D. Current Consumption,** Supply Voltage  $\mathsf{V}_{\mathsf{DDx}}{}^1 = 3.3\mathsf{V} \pm 5\%$ ,  $\mathsf{T_A} = \mathsf{T_{IND}}$

NOTE 1:  $V_{DDx}$  denotes either  $V_{DD3.3}$  or  $V_{DDO3.3}$ .

#### **Table 3E. Qx Output Duty Cycle, Jitter, and Skew Characteristics,** Supply Voltage V<sub>DDx</sub><sup>1, 2</sup> = 3.3 V ±5%, T<sub>A</sub> = T<sub>IND</sub>



NOTE 1:  $V_{DDx}$  denotes either  $V_{DD3.3}$  or  $V_{DDO3.3}$ .

NOTE 2: Guaranteed by design and characterization, not 100% tested in production.

NOTE 3: Input duty cycle =  $50\%$ 

NOTE 4: Measured from differential waveform.

#### **Table 3F. Additive Phase Jitter,** Supply Voltage V<sub>DDx</sub> = 3.3 V ±5%, T<sub>A</sub> = T<sub>IND</sub><sup>1 2 3</sup>



NOTE 1: Applies to all output

NOTE 2: Signal Source Wenzel Oscillator.

NOTE 3: For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)<sup>2</sup> – (input jitter)<sup>2</sup>]

### **HCSL Test Loads**





NOTE 1: It is recommended to use the components for differential output impedance of 85 $\Omega$  for optimal performance.



**Figure 1. HCSL Test Load**

**SSB Phase Noise dBc/Hz**

SSB Phase Noise dBc/Hz

## **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise.* This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.



**Offset from Carrier Frequency (Hz)**

As with most timing specifications, phase noise measurements have issues relating to the limitations of the measurement equipment. The noise floor of the equipment can be higher or lower than the noise floor of the device. Additive phase noise is dependent on both the noise floor of the input source and measurement equipment.

The source generator used is, low noise Wenzel Oscillator at 156.25MHz, and the additive phase jitter for this device was measured using an Agilent E5052 Phase Noise Analyzer.

### **Parameter Measurement Information**



**3.3VCore/3.3V HCSL Output Load AC Test Circuit**



**Differential Input Level**



**Single-ended Measurement Points for Absolute Cross Point/Swing**



**3.3V Core/3.3V HCSL Output Load AC Test Circuit**



**Differential Measurement Points for Duty Cycle/Period**



**Single-ended Measurement Points for Delta Cross Point**

### **Parameter Measurement Continued...**



**Differential Measurement Points for Rise/Fall Time Edge Rate**



**Differential Measurement Points for Ringback**

### **Applications Information**

#### **Differential Clock Input Interface**

The 8INT31H800A differential clock input CLK\_IN/nCLK\_IN accepts HCSL, LVPECL, LVHSTL and other types of differential signal. The differential input signal must meet both  $V_{\text{swing}}$  (amplitude) and  $V_{\text{com}}$ (DC offset) input requirement. The CLK\_IN and nCLK\_IN of this part is high input impedance without internal built-in termination. The



<span id="page-10-0"></span>**Figure 2A. 8INT31H800A Clock Input Driven by a HCSL Driver Example 1**



**Figure 2B. 8INT31H800A Clock Input Driven by a HCSL Driver Example 2**



**Figure 2C. 8INT31H800A Clock Input Driven by an Open Source LVHSTL Driver**

termination requirement will depend on the driver type. Please consult with the vendor of the driver component to confirm the driver termination requirement. [Figure 2A](#page-10-0) to [Figure 2E](#page-10-1) show interface examples for the CLK\_IN/nCLK\_IN input driven by the most common driver types.







<span id="page-10-1"></span>**Figure 2E. 8INT31H800A Clock Input Driven by an LVPECL Driver Example 2**

## **Power Considerations**

This section provides information on power dissipation and junction temperature for the 8INT31H800A. Equations and example calculations are also provided.

#### **1. Power Dissipation.**

The total power dissipation for the 8INT31H800A is the sum of the core power plus the power dissipation in the load(s). The following is the power dissipation for  $V_{DD3.3} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

The maximum current at 85°C is as follows:

 $I_{DD3.3~MAX}$  = 195mA

 $I<sub>DDO3.3</sub>$  MAX = 30mA

Power (core)<sub>MAX</sub> =  $V_{DD3.3\_MAX}$  \* ( $I_{DD3.3\_MAX}$  +  $I_{DDO3.3\_MAX}$ ) = 3.465V \* 225mA = **779.625mW** 

Power (Output) $_{MAX}$  = 38.82mW/Loaded Output pair If all outputs are loaded, the total power is 8  $*$  38.82mW = 310.56mW

**Total Power =** 779.625mW + 310.56mW = 1090.18mW

#### **2. Junction Temperature.**

Junction temperature,  $T_{J}$ , is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature,  $T_{\rm J}$ , to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for T<sub>J</sub> is as follows:  $T_J = \theta_{JA} * \text{Pd}_t$  total + T<sub>A</sub>

 $T_{\rm J}$  = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 33.1°C/W per [Table 4](#page-11-0) below.

Therefore,  $T_{\rm J}$  for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}$ C + 1.09W  $*$  33.1 $^{\circ}$ C/W = 121.1 $^{\circ}$ C. This is below the limit of 125 $^{\circ}$ C.

This calculation is only an example.  $T_J$  will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### <span id="page-11-0"></span>Table 4. Thermal Resistance  $\theta_{JA}$  for 32 Lead VFQFN, Forced Convection



#### **3. Calculations and Equations**

The purpose of this section is to calculate power dissipation on the IC per HCSL output pair.

HCSL output driver circuit and termination are shown in [Figure 3.](#page-12-0)



<span id="page-12-0"></span>**Figure 3. HSCL Driver Circuit and Termination**

HCSL is a current steering output which sources a maximum of 17mA of current per output. To calculate worst case on-chip power dissipation, use the following equations which assume a  $42.5\Omega$  load to ground.

The highest power dissipation occurs when  $V_{DDO3.3\_MAX}$ .

```
Power = (V_{DDO3.3~MAX} - V_{OUT}) * I_{OUT}since V_{\text{OUT}} - I_{\text{OUT}} * R_L.
=(V_{DDO3.3\_MAX} - I_{OUT} * R_L) * I_{OUT}= (3.465V - 17mA * (42.5\Omega + 27\Omega)) * 17mA
```
Total Per Dissipation per output pair = 38.82mW

## **Package Outline and Package Dimensions (32-pin VFQFPN, 0.50mm pitch)**

Package dimensions are kept current with JEDEC Publication No. 95



2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.08 mm.

3. WARPAGE SHALL NOT EXCEED 0.10 mm.

## **Ordering Information**

#### **Table 5. Ordering Information**





## **Revision History Sheet**





#### **Corporate Headquarters** 6024 Silver Creek Valley Road San Jose, CA 95138 USA

**Sales** 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com

#### **Tech Support** email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the inform document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably<br>expected

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as<br>those

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.